National Semiconductor

Ordering Information

| Package | Temperature Range | Package Marking | Transport Media | NSC Drawing |
| :---: | :---: | :---: | :---: | :---: |
|  | Industrial $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |  |
| 8-LeadSmall Outline (SO) | LMC555CM | LMC555CM | Rails | M08A |
|  | LMC555CMX | LMC555CM | 2.5k Units Tape and Reel |  |
| 8-Lead Mini Small Outline (MSOP) | LMC555CMM | ZC5 | 1k Units Tape and Reel | MUA08A |
|  | LMC555CMMX | ZC5 | 3.5k Units Tape and Reel |  |
| 8-Lead Molded Dip (MDIP) | LMC555CN | LMC555CN | Rails | N08E |
| 8-Bump micro SMD | LMC555CBP | F1 | 250 Units Tape and Reel | BPA08EFB |
|  | LMC555CBPX | F1 | 3k Units Tape and Reel |  |
| Metronome Circuit | LMC555CBPEVAL | N/A | N/A | N/A |

micro SMD Marking Orientation Top View


Bumps are numbered counter-clockwise

Absolute Maximum Ratings (Notes 2, 3)
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage, $\mathrm{V}^{+}$
Input Voltages, $\mathrm{V}_{\text {TRIG }}, \mathrm{V}_{\text {RES }}, \mathrm{V}_{\text {CTRL }}$,
$V_{\text {THRESH }}$
Output Voltages, $\mathrm{V}_{\mathrm{O}}$, $\mathrm{V}_{\text {DIS }}$
Output Current $\mathrm{I}_{\mathrm{O}}, \mathrm{I}_{\mathrm{DIS}}$
-0.3 V to $\mathrm{V}_{\mathrm{S}}+0.3 \mathrm{~V}$
15 V
100 mA
Storage Temperature Range
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Soldering Information
MDIP Soldering (10 seconds)
$260^{\circ} \mathrm{C}$
SOIC, MSOP Vapor Phase (60
$\mathrm{sec})$
SOIC, MSOP Infrared (15 sec)

Operating Ratings(Notes 2, 3)

| Termperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Thermal Resistance ( $\theta_{\text {JA }}$ ) (Note 2) |  |
| SO, 8-lead Small Outline | $169^{\circ} \mathrm{C} / \mathrm{W}$ |
| MSOP, 8-lead Mini Small | $225^{\circ} \mathrm{C} / \mathrm{W}$ |
| Outline | $111^{\circ} \mathrm{C} / \mathrm{W}$ |
| MDIP, 8-lead Molded Dip | $220^{\circ} \mathrm{C} / \mathrm{W}$ |
| 8-Bump micro SMD |  |
| Maximum Allowable Power |  |
| Dissipation @25 $5^{\circ} \mathrm{C}$ | 1126 mW |
| MDIP-8 | 740 mW |
| SO-8 | 555 mW |
| MSOP-8 | 568 mW |

Electrical Characteristics (Notes 1, 2)
Test Circuit, $\mathrm{T}=25^{\circ} \mathrm{C}$, all switches open, $\overline{\mathrm{RESET}}$ to $\mathrm{V}_{\mathrm{S}}$ unless otherwise noted (Continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units <br> (Limits) |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{PD}}$ | Trigger Propagation Delay | $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}$, Measure Delay <br> from Trigger to Output |  | 100 |  | ns |

Note 1: All voltages are measured with respect to the ground pin, unless otherwise specified.
Note 2: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance.

Note 3: See AN-450 for other methods of soldering surface mount devices, and also AN-1112 for micro SMD considerations.
Note 4: If the $\overline{\operatorname{RESET}}$ pin is to be used at temperatures of $-20^{\circ} \mathrm{C}$ and below $\mathrm{V}_{\mathrm{S}}$ is required to be 2.0 V or greater.
Note 5: For device pinout please refer to table 1


TABLE 1. Package Pinout Names vs. Pin Function

| Pin Function | Package Pin numbers |  |
| :--- | :---: | :---: |
|  | 8-Pin SO,MSOP, and MDIP | 8-Bump micro SMD |
| GND | 1 | 7 |
| Trigger | 2 | 6 |
| Output | 3 | 5 |
| $\overline{\text { Reset }}$ | 4 | 4 |
| Control Voltage | 5 | 3 |
| Threshold | 6 | 2 |
| Discharge | 7 | 1 |
| $\mathrm{~V}^{+}$ | 8 | 8 |

## Application Info

## MONOSTABLE OPERATION

In this mode of operation, the timer functions as a one-shot (Figure 1). The external capacitor is initially held discharged by internal circuitry. Upon application of a negative trigger pulse of less than $1 / 3 \mathrm{~V}_{\mathrm{S}}$ to the Trigger terminal, the flip-flop is set which both releases the short circuit across the capacitor and drives the output high.


FIGURE 1. Monostable (One-Shot)
The voltage across the capacitor then increases exponentially for a period of $t_{H}=1.1 \mathrm{R}_{\mathrm{A}} \mathrm{C}$, which is also the time that the output stays high, at the end of which time the voltage equals $2 / 3 \mathrm{~V}_{\mathrm{S}}$. The comparator then resets the flip-flop which in turn discharges the capacitor and drives the output to its low state. Figure 2 shows the waveforms generated in this mode of operation. Since the charge and the threshold level of the comparator are both directly proportional to supply voltage, the timing internal is independent of supply.


DS008669-10
$\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$
$R_{A}=9.1 \mathrm{k} \Omega$
Middle Trace: Output 5V/Div.
$\mathrm{C}=0.01 \mu \mathrm{~F}$

## FIGURE 2. Monostable Waveforms

Reset overrides Trigger, which can override threshold. Therefore the trigger pulse must be shorter than the desired $t_{H}$. The minimum pulse width for the Trigger is 20 ns , and it is 400ns for the Reset. During the timing cycle when the output is high, the further application of a trigger pulse will not effect the circuit so long as the trigger input is returned high at least $10 \mu$ s before the end of the timing interval. However the circuit can be reset during this time by the application of a negative pulse to the reset terminal. The output will then remain in the low state until a trigger pulse is again applied.

When the reset function is not use, it is recommended that it be connected to $\mathrm{V}_{+}$to avoid any possibility of false triggering. Figure 3 is a nomograph for easy determination of RC values for various time delays.
Note: In monstable operation, the trigger should be driven high before the end of timing cycle.


> FIGURE 3. Time Delay

## ASTABLE OPERATION

If the circuit is connected as shown in Figure 4 (Trigger and Threshold terminals connected together) it will trigger itself and free run as a multivibrator. The external capacitor charges through $R_{A}+R_{B}$ and discharges through $R_{B}$. Thus the duty cycle may be precisely set by the ratio of these two resistors.


FIGURE 4. Astable (Variable Duty Cycle Oscillator)
In this mode of operation, the capacitor charges and discharges between $1 / 3 \mathrm{~V}_{\mathrm{S}}$ and $2 / 3 \mathrm{~V}_{\mathrm{S}}$. As in the triggered mode, the charge and discharge times, and therefore the frequency are independent of the supply voltage.
Figure 5 shows the waveform generated in this mode of operation.

Application Info (Continued)


FIGURE 5. Astable Waveforms
The charge time (output high) is given by

$$
\mathrm{t}_{1}=\operatorname{Ln} 2\left(\mathrm{R}_{\mathrm{A}}+\mathrm{R}_{\mathrm{B}}\right) \mathrm{C}
$$

And the discharge time (output low) by:

$$
\mathrm{t}_{2}=\operatorname{Ln} 2\left(\mathrm{R}_{\mathrm{B}}\right) \mathrm{C}
$$

Thus the total period is:

$$
\mathrm{T}=\mathrm{t}_{1}+\mathrm{t}_{2}=\operatorname{Ln} 2\left(\mathrm{R}_{\mathrm{A}}+\mathrm{R}_{\mathrm{B}}\right) \mathrm{C}
$$

The frequency of oscillation is:

$$
f=\frac{1}{T}=\frac{1.44}{\left(R_{A}+2 R_{B}\right) C}
$$

Figure 6 may be used for quick determination of these RC Values. The duty cycle, as a fraction of total period that the output is low, is:

$$
D=\frac{R_{B}}{R_{A}+2 R_{B}}
$$



FIGURE 6. Free Running Frequency

## FREQUENCY DIVIDER

The monostable circuit of Figure 1 can be used as a frequency divider by adjusting the length of the timing cycle. Figure 7 shows the waveforms generated in a divide by three circuit.

$\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$
Top Trace: Input 4V/Div.
TIME $=20 \mu \mathrm{~s} /$ Div. Middle Trace: Output 2V/Div.
$\mathrm{R}_{\mathrm{A}}=9.1 \mathrm{k} \Omega \quad$ Bottom Trace: Capacitor 2V/Div. $\mathrm{C}=0.01 \mu \mathrm{~F}$

FIGURE 7. Frequency Divider Waveforms

## PULSE WIDTH MODULATOR

When the timer is connected in the monostable mode and triggered with a continuous pulse train, the output pulse width can be modulated by a signal applied to the Control Voltage Terminal. Figure 8 shows the circuit, and in Figure 9 are some waveform examples.


FIGURE 8. Pulse Width Modulator


[^0]FIGURE 9. Pulse Width Modulator Waveforms

## PULSE POSITION MODULATOR

This application uses the timer connected for astable operation, as in Figure 10, with a modulating signal again applied to the control voltage terminal. The pulse position varies with

## Application Info (Continued)

the modulating signal, since the threshold voltage and hence the time delay is varied. Figure 11 shows the waveforms generated for a triangle wave modulation signal.


FIGURE 10. Pulse Position Modulator


Top Trace: Modulation Input 1V/Div.
$\begin{array}{lr}\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} & \text { Top Trace: Modulation Input 1V/Div. } \\ \text { TIME }=0.1 \mathrm{~ms} / \text { Div. } & \text { Bottom Trace: Output Voltage 2V/Div. }\end{array}$
$\mathrm{R}_{\mathrm{A}}=3.9 \mathrm{k} \Omega$
$\mathrm{R}_{\mathrm{B}}=3 \mathrm{k} \Omega$
$\mathrm{C}=0.01 \mu \mathrm{~F}$
FIGURE 11. Pulse Position Modulator Waveforms
50\% DUTY CYCLE OSCILLATOR
The frequency of oscillation is

$$
f=1 /\left(1.4 R_{C} C\right)
$$



FIGURE 12. 50\% Duty Cycle Oscillator

Physical Dimensions inches (millimeters) unless otherwise noted


Molded Small Outline (SO) Package (M) NS Package Number M08A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)


Physical Dimensions inches (millimeters) unless otherwise noted (Continued)


Molded Dual-in-line Package (N)
NS Package Number N08E

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)


LAND PATTERN RECOMMENDATION


DIMENSIONS ARE IN MILLIMETERS
bPa08XXX (REV A)
NOTES: UNLESS OTHERWISE SPECIFIED

1. EPOXY COATING
2. $63 \mathrm{Sn} / 37 \mathrm{~Pb}$ EUTECTIC BUMP
3. RECOMMEND NON-SOLDER MASK DEFINED LANDING PAD.
4. PIN 1 IS ESTABLISHED BY LOWER LEFT CORNER WITH RESPECT TO TEXT ORIENTATION. REMAINING PINS ARE NUMBERED COUNTERCLOCKWISE.
5. XXX IN DRAWING NUMBER REPRESENTS PACKAGE SIZE VARIATION WHERE X1 IS PACKAGE WIDTH, X2 IS PACKAGE LENGTH AND X3 IS PACKAGE HEIGHT.
6. REFERENCE JEDEC REGISTRATION MO-211, VARIATION BC.
micro SMD Package
NS Package Number BPA08EFB
$X_{1}=1.387 \quad X_{2}=1.412 \quad X_{3}=0.850$

## Notes

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT devices or systems without the express written approvil of the president and general COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

| National Semiconductor | National Semiconductor | National Semiconductor <br> Corporation | Europe |
| :--- | :--- | :--- | :--- |


[^0]:    $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$
    Top Trace: Modulation 1V/Div.
    TIME $=0.2 \mathrm{~ms} /$ Div. Bottom Trace: Output Voltage 2V/Div.
    $\mathrm{R}_{\mathrm{A}}=9.1 \mathrm{k} \Omega$
    $\mathrm{C}=0.01 \mu \mathrm{~F}$

