November 1994

National Semiconductor

LMC6044 **CMOS Quad Micropower Operational Amplifier**

General Description

Connection Diagram

Ultra-low power consumption and low input-leakage current are the hallmarks of the LMC6044. Providing input currents of only 2 fA typical, the LMC6044 can operate from a single supply, has output swing extending to each supply rail, and an input voltage range that includes ground.

The LMC6044 is ideal for use in systems requiring ultra-low power consumption. In addition, the insensitivity to latch-up, high output drive, and output swing to ground without requiring external pull-down resistors make it ideal for single-supply battery-powered systems.

Other applications for the LMC6044 include bar code reader amplifiers, magnetic and electric field detectors, and hand-held electrometers.

This device is built with National's advanced Double-Poly Silicon-Gate CMOS process.

See the LMC6041 for a single, and the LMC6042 for a dual amplifier with these features.

Features

- Low supply current: 10 µA/Amp (Typ)
- Operates from 4.5V to 15.5V single supply
- Ultra low input current: 2 fA (Typ)
- Rail-to-rail output swing
- Input common-mode range includes ground

Applications

- Battery monitoring and power conditioning
- Photodiode and infrared detector preamplifier
- Silicon based transducer systems
- Hand-held analytic instruments
- pH probe buffer amplifier
- Fire and smoke detection systems
- Charge amplifier for piezoelectric transducers

14-Pin DIP/SO 12 11


Ordering Information

| Package | Temperature Range Industrial –40°C to +85°C | NSC Drawing | Transport Media |
|---------------|--|----------------|--------------------|
| 14-Pin | LMC6044AIM | M14A | Rail |
| Small Outline | LMC6044IM | | Tape and Reel |
| 14-Pin | LMC6044AIN | N14A | Rail |
| Molded DIP | LMC6044IN | | |

DS011138 © 1999 National Semiconductor Corporation

www.national.com

LMC6044 CMOS Quad Micropower Operational Amplifier



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

 Storage Temperature Range
 -65°C to +150°C

 Junction Temperature (Note 3)
 110°C

 ESD Tolerance (Note 4)
 500V

 Voltage at I/O Pin (V*)
 +0.3V, (V⁻) -0.3V

Operating Ratings

| $-40^{\circ}C \le T_{J} \le +85^{\circ}C$ |
|---|
| $4.5V \leq V\text{+} \leq 15.5V$ |
| (Note 10) |
| |
| 85°C/W |
| 115°C/W |
| |

Electrical Characteristics

Differential Input Voltage

Supply Voltage (V⁺ – V⁻)

Output Short Circuit to V+

Output Short Circuit to V-

(Soldering, 10 sec.)

Lead Temperature

Current at Input Pin

Power Dissipation

Current at Output Pin

Current at Power Supply Pin

Unless otherwise specified, all limits guaranteed for $T_A = T_J = 25^{\circ}C$. **Boldface** limits apply at the temperature extremes. V⁺ = 5V, V⁻ = 0V, V_{CM} = 1.5V, V_O = V⁺/2, and R_L > 1M unless otherwise specified.

±Supply Voltage

16V

(Note 12)

(Note 2)

260°C

±5 mA ±18 mA

35 mA

(Note 3)

| | | | | Typical | LMC6044AI | LMC6044I | Units |
|-------------------|-----------------------|----------------------------------|----------|-----------|-----------------------|-----------------------|---------|
| Symbol | Parameter | Conditions | | (Note 5) | Limit | Limit | (Limit) |
| | | | | | (Note 6) | (Note 6) | |
| Vos | Input Offset Voltage | | | 1 | 3 | 6 | mV |
| | | | | | 3.3 | 6.3 | max |
| TCV _{OS} | Input Offset Voltage | | | 1.3 | | | µV/°C |
| | Average Drift | | | | | | |
| I _B | Input Bias Current | | | 0.002 | 4 | 4 | pА |
| | | | | | | | max |
| l _{os} | Input Offset Current | | | 0.001 | 2 | 2 | pА |
| | | | | | | | max |
| R _{IN} | Input Resistance | | | >10 | | | TeraΩ |
| CMRR | Common Mode | $0V \le V_{CM} \le 12.0V$ | | 75 | 68 | 62 | dB |
| | Rejection Ratio | V ⁺ = 15V | | | 66 | 60 | min |
| +PSRR | Positive Power Supply | $5V \le V^+ \le 15V$ | | 75 | 68 | 62 | dB |
| | Rejection Ratio | V _O = 2.5V | | | 66 | 60 | min |
| -PSRR | Negative Power Supply | $0V \le V^- \le -10V$ | | 94 | 84 | 74 | dB |
| | Rejection Ratio | V _O = 2.5V | | | 83 | 73 | min |
| CMR | Input Common-Mode | V ⁺ = 5V & 15V | | -0.4 | -0.1 | -0.1 | V |
| | Voltage Range | For CMRR \ge 50 dB | | | 0 | 0 | max |
| | | | | V+ – 1.9V | V ⁺ – 2.3V | V ⁺ – 2.3V | V |
| | | | | | V+ – 2.5V | V+ – 2.4V | min |
| A _V | Large Signal | R _L = 100 kΩ (Note 7) | Sourcing | 1000 | 400 | 300 | V/mV |
| | Voltage Gain | | | | 300 | 200 | min |
| | | | Sinking | 500 | 180 | 90 | V/mV |
| | | | | | 120 | 70 | min |
| | | R _L = 25 kΩ (Note 7) | Sourcing | 1000 | 200 | 100 | V/mV |
| | | | | | 160 | 80 | min |
| | | | Sinking | 250 | 100 | 50 | V/mV |
| | | | | | 60 | 40 | min |

| | | | Typical | LMC6044AI | LMC6044I | Units |
|-----------------|----------------------|--|----------|-----------|----------|---------|
| Symbol | Parameter | Conditions | (Note 5) | Limit | Limit | (Limit) |
| | | | | (Note 6) | (Note 6) | |
| Vo | Output Swing | V ⁺ = 5V | 4.987 | 4.970 | 4.940 | V |
| | | $R_L = 100 \text{ k}\Omega \text{ to } 2.5 \text{V}$ | | 4.950 | 4.910 | min |
| | | | 0.004 | 0.030 | 0.060 | V |
| | | | | 0.050 | 0.090 | max |
| | | V ⁺ = 5V | 4.980 | 4.920 | 4.870 | V |
| | | $R_L = 25 \text{ k}\Omega \text{ to } 2.5 \text{ V}$ | | 4.870 | 4.820 | min |
| | | | 0.010 | 0.080 | 0.130 | V |
| | | | | 0.130 | 0.180 | max |
| | | V ⁺ = 15V | 14.970 | 14.920 | 14.880 | V |
| | | $R_L = 100 \text{ k}\Omega \text{ to } V^+/2$ | | 14.880 | 14.820 | min |
| | | | 0.007 | 0.030 | 0.060 | V |
| | | | | 0.050 | 0.090 | max |
| | | V ⁺ = 15V | 14.950 | 14.900 | 14.850 | V |
| | | $R_L = 25 \text{ k}\Omega \text{ to } V^+/2$ | | 14.850 | 14.800 | min |
| | | | 0.022 | 0.100 | 0.150 | V |
| | | | | 0.150 0 | 0.200 | max |
| I _{sc} | Output Current | Sourcing, $V_0 = 0V$ | 22 | 16 | 13 | mA |
| | V ⁺ = 5V | | | 10 | 8 | min |
| | | Sinking, $V_{O} = 5V$ | 21 | 16 | 13 | mA |
| | | | | 8 | 8 | min |
| I _{sc} | Output Current | Sourcing, $V_O = 0V$ | 40 | 15 | 15 | mA |
| | V ⁺ = 15V | | | 10 | 10 | min |
| | | Sinking, $V_{O} = 13V$ | 39 | 24 | 21 | mA |
| | | (Note 12) | | 8 | 8 | min |
| ls | Supply Current | Four Amplifiers | 40 | 65 | 75 | μA |
| | | $V_{O} = 1.5V$ | | 72 | 82 | max |
| | | Four Amplifiers | 52 | 85 | 98 | μA |
| | | V ⁺ = 15V | | 94 | 107 | max |

. .

AC Electrical Characteristics Unless otherwise specified, all limits guaranteed for $T_A = T_J = 25^{\circ}C$. **Boldface** limits apply at the temperature extremes. V⁺ = 5V, V⁻ = 0V, V_{CM} = 1.5V, V_O = V⁺/2, and R_L > 1M unless otherwise specified.

| | | | Typical | LMC6044AI | LMC6044I | Units |
|----------------|------------------------|------------|----------|-----------|----------|---------|
| Symbol | Parameter | Conditions | (Note 5) | Limit | Limit | (Limit) |
| | | | | (Note 6) | (Note 6) | |
| SR | Slew Rate | (Note 8) | 0.02 | 0.015 | 0.010 | V/µs |
| | | | | 0.010 | 0.007 | min |
| GBW | Gain-Bandwidth Product | | 0.10 | | | MHz |
| φ _m | Phase Margin | | 60 | | | Deg |
| | Amp-to-Amp Isolation | (Note 9) | 115 | | | dB |
| en | Input-Referred | F = 1 kHz | 83 | | | nV/√Hz |
| | Voltage Noise | | | | | |
| i _n | Input-Referred | F = 1 kHz | 0.0002 | | | pA/√Hz |
| | Current Noise | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |

| AC Electrica | I Characteristics | (Continued) |
|---------------------|-------------------|-------------|
|---------------------|-------------------|-------------|

Unless otherwise specified, all limits guaranteed for $T_A = T_J = 25^{\circ}C$. **Boldface** limits apply at the temperature extremes. V⁺ = 5V, V⁻ = 0V, V_{CM} = 1.5V, V_O = V⁺/2, and R_L > 1M unless otherwise specified.

| | | | Typical | LMC6044AI | LMC6044I | Units |
|--------|----------------|---|----------|-----------|----------|---------|
| Symbol | Parameter | Conditions | (Note 5) | Limit | Limit | (Limit) |
| | | | | (Note 6) | (Note 6) | |
| T.H.D. | Total Harmonic | F = 1 kHz, $A_V = -5$ | | | | |
| | Distortion | $R_L = 100 \text{ k}\Omega, V_O = 2 \text{ V}_{pp}$ | 0.01 | | | % |
| | | ±5V Supply | | | | |

Note 1: Absolute Maximum Ratings indicate limts beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

Note 2: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 110°C. Output currents in excess of ±30 mA over long term may adversely affect reliability.

Note 3: The maximum power dissipation is a function of $T_{J(max)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(max)} - T_A)/\theta_{JA}$.

Note 4: Human body model, 1.5 k Ω in series with 100 pF.

Note 5: Typical Values represent the most likely parametric norm.

Note 6: All limits are guaranteed at room temperature (standard type face) or at operating temperature extremes (bold face type).

Note 7: V⁺ = 15V, V_{CM} = 7.5V and R_L connected to 7.5V. For Sourcing tests, $7.5V \le V_0 \le 11.5V$. For Sinking tests, $2.5V \le V_0 \le 7.5V$.

Note 8: V⁺ = 15V. Connected as Voltage Follower with 10V step input. Number specified in the slower of the positive and negative slew rates.


Note 9: Input referred V⁺ = 15V and R_L = 100 k Ω connected to V⁺/2. Each amp excited in turn with 100 Hz to produce V_O = 12 V_{PP}.


Note 10: For operating at elevated temperatures, the device must be derated based on the thermal resistance θ_{JA} with $P_D = (T_J - T_A)/\theta_{JA}$.


Note 11: All numbers apply for packages soldered directly into a PC poard.

Note 12: Do not connect output to V⁺ when V⁺ is greater than 13V or reliability may be adversely affected.

Typical Performance Characteristics $V_s = \pm 7.5V$, $T_A = 25^{\circ}C$ unless otherwise specified









www.national.com

6





Application Hints

AMPLIFIER TOPOLOGY

The LMC6044 incorporates a novel op-amp design topology that enables it to maintain rail to rail output swing even when driving a large load. Instead of relying on a push-pull unity gain outupt buffer stage, the output stage is taken directly from the internal integrator, which provides both low output impedance and large gain. Special feed-forward compensation design techniques are incorporated to maintain stability over a wider range of operating conditions than traditional micropower op-amps. These features make the LMC6044 both easier to design with, and provide higher speed than products typically found in this ultra-low power class.

COMPENSATING FOR INPUT CAPACITANCE

It is quite common to use large values of feedback resistance with amplifiers with ultra-low input current, like the LMC6044.

Although the LMC6044 is highly stable over a wide range of operating conditions, certain precautions must be met to achieve the desired pulse response when a large feedback resistor is used. Large feedback resistors and even small values of input capacitance, due to transducers, photodiodes, and circuits board parasitics, reduce phase margins. When high input impedance are demanded, guarding of the LMC6044 is suggested. Guarding input lines will not only reduce leakage, but lowers stray input capacitance as well. (See **Printed-Circuit-Board Layout for High Impedance Work.**)





FIGURE 1. Canceling the Effect of Input Capacitance

Stability vs Capacitive Load



The effect of input capacitance can be compensated for by adding a capacitor. Adding a capacitor, C_t , around the feedback resistor (as in *Figure 1*) such that:

$$\frac{1}{2\pi R_1 C_{IN}} \geq \frac{1}{2\pi R_2 C_f}$$

or

$$R_1 C_{IN} \le R_2 C_f$$

Since it is often difficult to know the exact value of $C_{\rm IN}$, $C_{\rm f}$ can be experimentally adjusted so that the desired pulse response is achieved. Refer to the LMC660 and the LMC662 for a more detailed discussion on compensating for input capacitance.

CAPACITIVE LOAD TOLERANCE

Direct capacitive loading will reduce the phase margin of many op-amps. A pole in the feedback loop is created by the combination of the op-amp's output impedance and the capacitive load. This pole induces phase lag at the unity-gain crossover frequency of the amplifier resulting in either an oscillatory or underdamped pulse response. With a few external components, op amps can easily indirectly drive capacitive loads, as shown in *Figure 2*.





FIGURE 2. LMC6044 Noninverting Gain of 10 Amplifier, Compensated to Handle Capacitive Loads

In the circuit of *Figure 2*, R1 and C1 serve to counteract the loss of phase margin by feeding the high frequency compo-

Application Hints (Continued)

nent of the output signal back to the amplifier's inverting input, thereby preserving phase margin in the overall feedback loop.


Capacitive load driving capability is enhanced by using a pull up resistor to V⁺ (*Figure 3*). Typically, a pull up resistor conducting 10 μ A or more will significantly improve capacitive load responses. The value of the pull up resistor must be determined based on the current sinking capability of the amplifier with respect to the desired output swing. Open loop gain of the amplifier can also be affected by the pull up resistor (see Electrical Characteristics).




Capacitive Loads with a Pull Up Resistor


PRINTED-CIRCUIT-BOARD LAYOUT FOR HIGH-IMPEDANCE WORK

It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires special layout of the PC board. When one wishes to take advantage of the ultra-low bias current of the LMC6044, typically less than 2 fA, it is essential to have an excellent layout. Fortunately, the techniques of obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PC board, even though it may sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage will be appreciable.




To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LMC6044's inputs and the terminals of capacitors, diodes, conductors, resistors, relay terminals, etc. connected to the op-amp's inputs, as in Figure 4. To have a significant effect, guard rings should be placed on both the top and bottom of the PC board. This PC foil must then be connected to a voltage which is at the same voltage as the amplifer inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of $10^{12}\Omega$, which is normally considered a very large resistance, could leak 5 pA if the trace were a 5V bus adjacent to the pad of the input. This would cause a 100 times degradation from the LMC6044's actual performance. However, if a guard ring is held within 5 mV of the inputs, then even a resistance of $10^{11}\Omega$ would cause only 0.05 pA of leakage current. See Figure 5 for typical connections of guard rings for standard op-amp configurations.





The designer should be aware that when it is inappropriate to lay out a PC board for the sake of just a few circuits, there is another technique which is even better than a guard ring on a PC board: Don't insert the amplifier's input pin into the board at all, but bend it up in the air and use only air as an insulator. Air is an excellent insulator. In this case you may have to forego some of the advantages of PC board construction, but the advantages are sometimes well worth the effort of using point-to-point up-in-the-air wiring. See *Figure 6.*






FIGURE 6. Air Wiring

The extremely high input impedance, and low power consumption, of the LMC6044 make it ideal for applications that require battery-powered instrumentation amplifiers. Examples of these type of applications are hand-held pH probes, analytic medical instruments, magnetic field detectors, gas detectors, and silicon based pressure transducers. The circuit in Figure 7 is recommended for applications where the common-mode input range is relatively low and the differential gain will be in the range of 10 to 1000. This two op-amp instrumentation amplifier features an independent adjustment of the gain and common-mode rejection trim, and a total quiescent supply current of less than 40 µA. To maintain ultra-high input impedance, it is advisable to use ground rings and consider PC board layout an important part of the overall system design (see Printed-Circuit-Board Layout for High Impedance Work). Referring to Figure 7, the input voltages are represented as a common-mode input V_{CM} plus a differential input V_D . Rejection of the common-mode component of the input is accomplished by making the ratio of R1/R2 equal to R3/R4. So that where,

$$\frac{R3}{R4} = \frac{R2}{R1}$$
$$V_{OUT} = \frac{R4}{R3} \left(1 + \frac{R3}{R4} + \frac{R2 + R3}{R0} \right) V_{D}$$


A suggested design guideline is to minimize the difference of value between R1 through R4. This will often result in improved resistor tempco, amplifier gain, and CMRR over temperature. If RN = R1 = R2 = R3 = R4 then the gain equation can be simplified:


$$V_{\text{OUT}} = 2\left(1 + \frac{\text{RN}}{\text{RO}}\right) V_{\text{D}}$$


١

Due to the "zero-in, zero-out" performance of the LMC6044, and output swing rail-rail, the dynamic range is only limited to the input common-mode range of 0V to V_{S} -2.3V, worst case at room temperature. This feature of the LMC6044 makes it an ideal choice for low-power instrumentation systems.

A complete instrumentation amplifier designed for a gain of 100 is shown in Figure 8. Provisions have been made for low sensitivity trimming of CMRR and gain.







| | Notes | S | |
|--|---|---|--|
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| LIFE SUPPORT POLICY | | | |
| | OUT THE EXPRESS WRITTI | SE AS CRITICAL COMPONENTS EN APPROVAL OF THE PRESID | |
| Life support devices or sy systems which, (a) are inten- into the body, or (b) support whose failure to perform v accordance with instructions labeling, can be reasonably significant injury to the user. | ded for surgical implant ort or sustain life, and vhen properly used in for use provided in the | A critical component is any of support device or system whos can be reasonably expected to the life support device or syst safety or effectiveness. | se failure to perform cause the failure of |
| National Semiconductor Corporation Americas Tei: 1-800-272-9959 Fax: 1-800-737-7018 Erami: support@nsc.com www.national.com | National Semiconductor Europe Fax: +49 (0) 1 80-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 1 80-530 85 85 English Tel: +49 (0) 1 80-532 78 32 Français Tel: +49 (0) 1 80-532 93 58 Italiano Tel: +49 (0) 1 80-534 16 80 | National Semiconductor Asia Pacífic Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: sea.support@nsc.com | National Semiconductor Japan Ltd. Tei: 81-3-5639-7560 Fax: 81-3-5639-7507 |

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.