November 1994

National Semiconductor

LMC6084 **Precision CMOS Quad Operational Amplifier**

General Description

The LMC6084 is a precision quad low offset voltage operational amplifier, capable of single supply operation. Performance characteristics include ultra low input bias current, high voltage gain, rail-to-rail output swing, and an input common mode voltage range that includes ground. These features, plus its low offset voltage, make the LMC6084 ideally suited for precision circuit applications.

Other applications using the LMC6084 include precision full-wave rectifiers, integrators, references, and sample-and-hold circuits.

This device is built with National's advanced Double-Poly Silicon-Gate CMOS process.

For designs with more critical power demands, see the LMC6064 precision quad micropower operational amplifier.

For a single or dual operational amplifier with similar features, see the LMC6081 or LMC6082 respectively. PATENT PENDING


Features

(Typical unless otherwise stated)

- Low offset voltage: 150 µV
- Operates from 4.5V to 15V single supply
- Ultra low input bias current: 10 fA
- Output swing to within 20 mV of supply rail, 100k load
- Input common-mode range includes V⁻
- High voltage gain: 130 dB
- Improved latchup immunity

Applications

- Instrumentation amplifier
- Photodiode and infrared detector preamplifier
- Transducer amplifiers
- Medical instrumentation
- D/A converter
- Charge amplifier for piezoelectric transducers



Top View

Ordering Information

Package	Temperat	ure Range	NSC	Transport Media	
	Military	Industrial	Drawing		
	–55°C to +125°C	-40°C to +85°C			
14-Pin	LMC6084AMN	LMC6084AIN	N14A	Rail	
Molded DIP		LMC6084IN			
14-Pin		LMC6084AIM	M14A	Rail	
Small Outline		LMC6084IM		Tape and Reel	

Absolute Maximum Ratings (Note 1)

·

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Differential Input Voltage	±Supply Voltage
Voltage at Input/Output Pin	(V ⁺) +0.3V,
	(V⁻) –0.3V
Supply Voltage (V ⁺ – V ⁻)	16V
Output Short Circuit to V ⁺	(Note 11)
Output Short Circuit to V ⁻	(Note 2)
Lead Temperature	
(Soldering, 10 Sec.)	260°C
Storage Temp. Range	–65°C to +150°C
Junction Temperature	150°C
ESD Tolerance (Note 4)	2 kV

Current at Input Pin±10 mACurrent at Output Pin±30 mACurrent at Power Supply Pin40 mAPower Dissipation(Note 3)

Operating Ratings (Note 1)

Temperature Range	
LMC6084AM	$-55^{\circ}C \le T_{J} \le +125^{\circ}C$
LMC6084AI, LMC6084I	$-40^{\circ}C \le T_{J} \le +85^{\circ}C$
Supply Voltage	$4.5V \leq V^{+} \leq 15.5V$
Thermal Resistance (θ_{JA}) (Note 12)	
14-Pin Molded DIP	81°C/W
14-Pin SO	126°C/W
Power Dissipation	(Note 10)

DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25$ °C. **Boldface** limits apply at the temperature extremes. V⁺ = 5V, V⁻ = 0V, V_{CM} = 1.5V, V₀ = 2.5V and R_L > 1M unless otherwise specified.

				Тур	LMC6084AM	LMC6084AI	LMC6084I	
Symbol	Parameter	Condi	tions	(Note 5)	Limit	Limit	Limit	Units
					(Note 6)	(Note 6)	(Note 6)	
Vos	Input Offset Voltage			150	350	350	800	μV
					1000	800	1300	Max
TCVos	Input Offset Voltage			1.0				µV/°C
	Average Drift							
I _B	Input Bias Current			0.010				pА
					100	4	4	Max
l _{os}	Input Offset Current			0.005				pА
					100	2	2	Max
R _{IN}	Input Resistance			>10				Tera Ω
CMRR	Common Mode	$0V \le V_{CM} \le 12.0V$		85	75	75	66	dB
	Rejection Ratio	V ⁺ = 15V			72	72	63	Min
+PSRR	Positive Power Supply	$5V \le V^+ \le 15V$		85	75	75	66	dB
	Rejection Ratio	V _O = 2.5V			72	72	63	Min
-PSRR	Negative Power Supply	$0V \le V^{-} \le -2$	10V	94	84	84	74	dB
	Rejection Ratio				81	81	71	Min
V _{CM}	Input Common-Mode	V ⁺ = 5V and	15V	-0.4	-0.1	-0.1	-0.1	V
	Voltage Range	for CMRR ≥	60 dB		0	0	0	Max
				V ⁺ – 1.9	V+ – 2.3	V ⁺ – 2.3	V+ – 2.3	V
					V+ – 2.6	V+ – 2.5	V+ – 2.5	Min
A _V	Large Signal	$R_L = 2 k\Omega$	Sourcing	1400	400	400	300	V/mV
	Voltage Gain	(Note 7)			300	300	200	Min
			Sinking	350	180	180	90	V/mV
					70	100	60	Min
		$R_L = 600\Omega$	Sourcing	1200	400	400	200	V/mV
		(Note 7)			150	150	80	Min
			Sinking	150	100	100	70	V/mV
					35	50	35	Min

		V and R _L > 1M unless otherw	Тур	LMC6084AM	LMC6084AI	LMC6084I	
Symbol	Parameter	Conditions	(Note 5)	Limit	Limit	Limit	Units
-				(Note 6)	(Note 6)	(Note 6)	
Vo	Output Swing	V+ = 5V	4.87	4.80	4.80	4.75	V
		$R_L = 2 \ k\Omega$ to 2.5V		4.70	4.73	4.67	Min
			0.10	0.13	0.13	0.20	V
				0.19	0.17	0.24	Max
		V+ = 5V	4.61	4.50	4.50	4.40	V
		$R_L = 600\Omega$ to 2.5V		4.24	4.31	4.21	Min
			0.30	0.40	0.40	0.50	V
				0.63	0.50	0.63	Max
		V ⁺ = 15V	14.63	14.50	14.50	14.37	V
		$R_L = 2 \ k\Omega$ to 7.5V		14.30	14.34	14.25	Min
			0.26	0.35	0.35	0.44	V
				0.48	0.45	0.56	Max
		V ⁺ = 15V	13.90	13.35	13.35	12.92	V
		$R_L = 600\Omega$ to 7.5V		12.80	12.86	12.44	Min
			0.79	1.16	1.16	1.33	V
				1.42	1.32	1.58	Max
l _o	Output Current	Sourcing, $V_O = 0V$	22	16	16	13	mA
	V ⁺ = 5V			8	10	8	Min
		Sinking, $V_0 = 5V$	21	16	16	13	mA
				11	13	10	Min
l _o	Output Current	Sourcing, $V_O = 0V$	30	28	28	23	mA
	V ⁺ = 15V			18	22	18	Min
		Sinking, $V_O = 13V$	34	28	28	23	mA
		(Note 11)		19	22	18	Min
l _s	Supply Current	All Four Amplifiers	1.8	3.0	3.0	3.0	mA
		$V^+ = +5V, V_0 = 1.5V$		3.6	3.6	3.6	Max
		All Four Amplifiers	2.2	3.4	3.4	3.4	mA
		V ⁺ = +15V, V _O = 7.5V		4.0	4.0	4.0	Max

AC Electrical Characteristics

•

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, **Boldface** limits apply at the temperature extremes. V⁺ = 5V, V⁻ = 0V, V_{CM} = 1.5V, V₀ = 2.5V and R_L > 1M unless otherwise specified.

	, 01	-					
			Тур	LMC6084AM	LMC6084AI	LMC6084I	
Symbol	Parameter	Conditions	(Note 5)	Limit	Limit	Limit	Units
				(Note 6)	(Note 6)	(Note 6)	
SR	Slew Rate	(Note 8)	1.5	0.8	0.8	0.8	V/µs
				0.5	0.6	0.6	Min
GBW	Gain-Bandwidth Product		1.3				MHz
φm	Phase Margin		50				Deg
	Amp-to-Amp Isolation	(Note 9)	140				dB
en	Input-Referred Voltage Noise	F = 1 kHz	22				nV/√Hz
i _n	Input-Referred Current Noise	F = 1 kHz	0.0002				pA/√Hz
T.H.D.	Total Harmonic Distortion	F = 10 kHz, A _V = -10					
		$R_L = 2 k\Omega, V_O = 8 V_{PP}$	0.01				%
		±5V Supply					

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

Note 2: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±30 mA over long term may adversely affect reliability.

Note 3: The maximum power dissipation is a function of $T_{J(Max)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(Max)} - T_A)/\theta_{JA}$.

Note 4: Human body model, 1.5 k Ω in series with 100 pF.

Note 5: Typical values represent the most likely parametric norm.

Note 6: All limits are guaranteed by testing or statistical analysis.

Note 7: V⁺ = 15V, V_{CM} = 7.5V and R_L connected to 7.5V. For Sourcing tests, 7.5V \leq V_O \leq 11.5V. For Sinking tests, 2.5V \leq V_O \leq 7.5V.


Note 8: V⁺ = 15V. Connected as Voltage Follower with 10V step input. Number specified is the slower of the positive and negative slew rates.

Note 9: Input referred V⁺ = 15V and R_L = 100 k Ω connected to 7.5V. Each amp excited in turm with 1 kHz to produce V_O = 12 V_{PP}.


Note 10: For operating at elevated temperatures the device must be derated based on the thermal resistance θ_{JA} with $P_D = (T_J - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly into a PC board.

Note 11: Do not connect output to V^+ , when V^+ is greater than 13V or reliability will be adversely affected.

Note 12: All numbers apply for packages soldered directly into a PC board.




5




6




Non-Inverting Large



Crosstalk Rejection vs Frequency 160 140 CROSSTALK REJECTION (dB) 120 100 80 60 40 10 100 1k 10k 1004 FREQUENCY (Hz) DS011467-36



Stability vs Capacitive Load R_L = 1 M Ω



Applications Hints

AMPLIFIER TOPOLOGY

The LMC6084 incorporates a novel op-amp design topology that enables it to maintain rail-to-rail output swing even when driving a large load. Instead of relying on a push-pull unity gain output buffer stage, the output stage is taken directly from the internal integrator, which provides both low output impedance and large gain. Special feed-forward compensation design techniques are incorporated to maintain stability over a wider range of operating conditions than traditional micropower op-amps. These features make the LMC6084 both easier to design with, and provide higher speed than products typically found in this ultra-low power class.

COMPENSATING FOR INPUT CAPACITANCE


It is quite common to use large values of feedback resistance for amplifiers with ultra-low input current, like the LMC6084.

Although the LMC6084 is highly stable over a wide range of operating conditions, certain precautions must be met to achieve the desired pulse response when a large feedback resistor is used. Large feedback resistors and even small values of input capacitance, due to transducers, photodiodes, and circuit board parasitics, reduce phase margins. When high input impedances are demanded, guarding of the LMC6084 is suggested. Guarding input lines will not only reduce leakage, but lowers stray input capacitance as well. (See *Printed-Circuit-Board Layout for High Impedance Work*).

The effect of input capacitance can be compensated for by adding a capacitor, C_{f} , around the feedback resistors (as in *Figure 1*) such that:

$$\label{eq:relation} \begin{split} \frac{1}{2\pi R_1 C_{\text{IN}}} &\geq \frac{1}{2\pi R_2 C_{\text{f}}}\\ & \text{or}\\ R_1 \ C_{\text{IN}} &\leq R_2 \ C_{\text{f}} \end{split}$$

Since it is often difficult to know the exact value of $C_{\rm IN}$, $C_{\rm f}$ can be experimentally adjusted so that the desired pulse response is achieved. Refer to the LMC660 and LMC662 for a more detailed discussion on compensating for input capacitance.



Applications Hints (Continued)

CAPACITIVE LOAD TOLERANCE

All rail-to-rail output swing operational amplifiers have voltage gain in the output stage. A compensation capacitor is normally included in this integrator stage. The frequency location of the dominant pole is affected by the resistive load on the amplifier. Capacitive load driving capability can be optimized by using an appropriate resistive load in parallel with the capacitive load (see typical curves).

Direct capacitive loading will reduce the phase margin of many op-amps. A pole in the feedback loop is created by the combination of the op-amp's output impedance and the capacitive load. This pole induces phase lag at the unity-gain crossover frequency of the amplifier resulting in either an oscillatory or underdamped pulse response. With a few external components, op amps can easily indirectly drive capacitive loads, as shown in *Figure 2*.





FIGURE 2. LMC6084 Noninverting Gain of 10 Amplifier, Compensated to Handle Capacitive Loads

In the circuit of *Figure 2*, R1 and C1 serve to counteract the loss of phase margin by feeding the high frequency component of the output signal back to the amplifier's inverting input, thereby preserving phase margin in the overall feedback loop.

Capacitive load driving capability is enhanced by using a pull up resistor to V⁺ *Figure 3*. Typically a pull up resistor conducting 500 μ A or more will significantly improve capacitive load responses. The value of the pull up resistor must be determined based on the current sinking capability of the amplifier with respect to the desired output swing. Open loop gain of the amplifier can also be affected by the pull up resistor (see Electrical Characteristics).



PRINTED-CIRCUIT-BOARD LAYOUT FOR HIGH-IMPEDANCE WORK

It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires special layout of the PC board. When one wishes to take advantage of the ultra-low bias current of the LMC6084, typically less than 10 fA, it is essential to have an excellent layout. Fortunately, the techniques of obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PC board, even though it may sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage will be appreciable.

To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LMC6084's inputs and the terminals of capacitors, diodes, conductors, resistors, relay terminals, etc. connected to the op-amp's inputs, as in Figure 4. To have a significant effect, guard rings should be placed on both the top and bottom of the PC board. This PC foil must then be connected to a voltage which is at the same voltage as the amplifier inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of $10^{12}\Omega$, which is normally considered a very large resistance, could leak 5 pA if the trace were a 5V bus adjacent to the pad of the input. This would cause a 100 times degradation from the LMC6084's actual performance. However, if a guard ring is held within 5 mV of the inputs, then even a resistance of $10^{11}\Omega$ would cause only 0.05 pA of leakage current. See Figure 5 for typical connections of guard rings for standard op-amp configurations.




FIGURE 4. Example of Guard Ring in P.C. Board Lavout





FIGURE 5. Typical Connections of Guard Rings

The designer should be aware that when it is inappropriate to lay out a PC board for the sake of just a few circuits, there is another technique which is even better than a guard ring on a PC board: Don't insert the amplifier's input pin into the board at all, but bend it up in the air and use only air as an insulator. Air is an excellent insulator. In this case you may have to forego some of the advantages of PC board construction, but the advantages are sometimes well worth the effort of using point-to-point up-in-the-air wiring. See *Figure* 6

Latchup

CMOS devices tend to be susceptible to latchup due to their internal parasitic SCR effects. The (I/O) input and output pins look similar to the gate of the SCR. There is a minimum current required to trigger the SCR gate lead. The LMC6084 is designed to withstand 100 mA surge current on the I/O pins. Some resistive method should be used to isolate any capacitance from supplying excess current to the I/O pins. In addition, like an SCR, there is a minimum holding current for any latchup mode. Limiting current to the supply pins will also in hibit latchup susceptibility.



(Input pins are lifted out of PC board and soldered directly to components. All other pins connected to PC board).


FIGURE 6. Air Wiring

Typical Single-Supply Applications


$(V^+ = 5.0 V_{DC})$

The extremely high input impedance, and low power consumption, of the LMC6084 make it ideal for applications that require battery-powered instrumentation amplifiers. Examples of these types of applications are hand-held pH probes, analytic medical instruments, magnetic field detectors, gas detectors, and silicon based pressure transducers.

Figure 7 shows an instrumentation amplifier that features high differential and common mode input resistance (>10¹⁴Ω), 0.01% gain accuracy at A_V = 1000, excellent CMRR with 1 kΩ imbalance in bridge source resistance. Input current is less than 100 fA and offset drift is less than 2.5 μ V/°C. R₂ provides a simple means of adjusting gain over a wide range without degrading CMRR. R₇ is an initial trim used to maximize CMRR without using super precision matched resistors. For good CMRR over temperature, low drift resistors should be used.



10



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor	National Semiconductor	National Semiconductor	National Semiconducto
Corporation	Europe	Asia Pacific Customer	Japan Ltd.
Americas	Fax: +49 (0) 1 80-530 85 86	Response Group	Tel: 81-3-5639-7560
Tel: 1-800-272-9959	Email: europe.support@nsc.com	Tel: 65-2544466	Fax: 81-3-5639-7507
Fax: 1-800-737-7018	Deutsch Tel: +49 (0) 1 80-530 85 85	Fax: 65-2504466	
Email: support@nsc.com	English Tel: +49 (0) 1 80-532 78 32	Email: sea.support@nsc.com	
	Français Tel: +49 (0) 1 80-532 93 58		
ww.national.com	Italiano Tel: +49 (0) 1 80-534 16 80		

National does not assume any responsibility for use of any circuity described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.