National Semiconductor LMX2315/LMX2320/LMX2325 PLLatinum™ **Frequency Synthesizer** for RF Personal Communications LMX2325 2.5 GHz LMX2320 2.0 GHz LMX2315 1.2 GHz

### **General Description**

The LMX2315/2320/2325's are high performance frequency synthesizers with integrated prescalers designed for RF operation up to 2.5 GHz. They are fabricated using National's ABiC IV BiCMOS process.

A 64/65 or a 128/129 divide ratio can be selected for the LMX2315 and LMX2320 RF synthesizer at input frequencies of up to 1.2 GHz and 2.0 GHz, while 32/33 and 64/65 divide ratios are available in the 2.5 GHz LMX2325. Using a proprietary digital phase locked loop technique, the LMX2315/ 2320/2325's linear phase detector characteristics can generate very stable, low noise signals for controlling a local oscillator.

Serial data is transferred into the LMX2320 and the LMX2325 via a three line MICROWIRE™ interface (Data, Enable, Clock). Supply voltage can range from 2.7V to 5.5V. The LMX2315, LMX2320 and the LMX2325 feature very low current consumption, typically 6 mA, 10 mA and 11 mA respectively.


The LMX2315, LMX2320 and the LMX2325 are available in a TSSOP 20-pin surface mount plastic package.

#### Features

- RF operation up to 2.5 GHz
- 2.7V to 5.5V operation
- Low current consumption
- Dual modulus prescaler:
- 32/33 or 64/65 I MX2325 LMX2320/LMX2315 64/65 or 128/129
- Internal balanced, low leakage charge pump
- Power down feature for sleep mode:
- $I_{CC}$  = 30  $\mu$ A (typ) at  $V_{CC}$  = 3V
- Small-outline, plastic, surface mount TSSOP, 0.173" wide

## Applications

- Cellular telephone systems
- (GSM, IS-54, IS-95, (RCR-27)
- Portable wireless communications (DECT, PHS)
- CATV
- Other wireless communication systems




LMX2315/LMX2320/LMX2325 PLLatinum Frequency MX2325 2.5 GHz LMX2320 2.0 GHz LMX2315 1.2 GHz

September 1996

© 1996 National Semiconductor Corporation TL/W/12339

Com	nection	Dia				
			LMX2315/LMX2320/LMX2325			
			$_{OSC_{IN}}$ $ 1 \circ $ $_{20}$ $ _{\phi_r}$			
			NC - 2 19 - PWDN			
			$OSC_{OUT} \rightarrow 3$ 18 $\rightarrow \phi_p$			
			V <sub>P</sub> - 4 17 - f <sub>OUT</sub>			
			V <sub>CC</sub> = 5 16 BISW			
			$D_0 \rightarrow 6$ 15 FC			
			$ \begin{array}{c c} \text{GND} \longrightarrow 7 & 14 \longrightarrow \text{Le} \\ \text{LD} \longrightarrow 8 & 13 \longrightarrow \text{DATA} \end{array} $			
			f <sub>IN</sub> = 10 11 = CLOCK			
			TL/W/12339–2			
			20-Lead (0.173″ Wide) Thin Shrink Small Outline Package (TM) MX2315TM, LMX2315TMX, LMX2325TM, LMX2325TMX, LMX2320TM or LMX2320TMX See NS Package Number MTC20			
Pin [	Descript	ions	\$			
Pin No.	Pin Name	1/0	Description			
1	OSC <sub>IN</sub>	I	Oscillator input. A CMOS inverting gate input intended for connection to a crystal resonator for operation as an oscillator. The input has a $V_{CC}/2$ input threshold and can be driven from an extern CMOS or TTL logic gate. May also be used as a buffer for an externally provided reference oscillat			
3	OSCOUT	0	Oscillator output.			
4	VP		Power supply for charge pump. Must be $\geq V_{CC}$ .			
5	V <sub>CC</sub>		Power supply voltage input. Input may range from 2.7V to 5.5V. Bypass capacitors should be place as close as possible to this pin and be connected directly to the ground plane.			
6	Do	0	Internal charge pump output. For connection to a loop filter for driving the input of an external VCO			
7	GND		Ground.			
8	LD	0	Lock detect. Output provided to indicate when the VCO frequency is in "lock". When the loop is locked, the pin's output is HIGH with narrow low pulses.			
10	f <sub>IN</sub>	1	Prescaler input. Small signal input from the VCO.			
11	CLOCK	I	High impedance CMOS Clock input. Data is clocked in on the rising edge, into the various counters and registers.			
13	DATA	I	Binary serial data input. Data entered MSB first. LSB is control bit. High impedance CMOS input.			
14	LE	I	Load enable input (with internal pull-up resistor). When LE transitions HIGH, data stored in the shift registers is loaded into the appropriate latch (control bit dependent). Clock must be low when LE toggles high or low. See Serial Data Input Timing Diagram.			
15	FC	I	Phase control select (with internal pull-up resistor). When FC is LOW, the polarity of the phase comparator and charge pump combination is reversed.			
16	BISW	0	Analog switch output. When LE is HIGH, the analog switch is ON, routing the internal charge pump output through BISW (as well as through $D_0$ ).			
17	fout	0	Monitor pin of phase comparator input. CMOS output.			
18	φ <sub>p</sub>	0	Output for external charge pump. $\phi_p$ is an open drain N-channel transistor and requires a pull-up resistor.			
19	PWDN	I	Power Down (with internal pull-up resistor). PWDN = HIGH for normal operation. PWDN = LOW for power saving. Power down function is gated by the return of the charge pump to a TRI-STATE® condition.			
20	φr	0	Output for external charge pump. $\phi_r$ is a CMOS logic output.			
	1		)utput for external charge pump. $\phi_{\rm r}$ is a CMOS logic output.			



3

#### Absolute Maximum Ratings (Notes 1, 2) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Power Supply Voltage

Vcc V <sub>P</sub>	-0.3V to +6.5V -0.3V to +6.5V
Voltage on Any Pin with $GND = 0V (V_I)$	-0.3V to +6.5V
Storage Temperature Range (T <sub>S</sub> )	-65°C to +150°C
Lead Temperature (TL) (solder, 4 sec.)	+ 260°C

# Recommended Operating Conditions

Power Supply Voltage V<sub>CC</sub>

VP

 $\begin{array}{c} \text{2.7V to 5.5V} \\ \text{V}_{\text{CC}} \text{ to } + \text{5.5V} \\ - 40^{\circ}\text{C} \text{ to } + 85^{\circ}\text{C} \end{array}$ 

**Note 2:** This device is a high performance RF integrated circuit with an ESD rating < 2 kV and is ESD sensitive. Handling and assembly of this device should be done at ESD workstations.

## **Electrical Characteristics**


LMX2325 and LMX2320 V\_{CC} = V\_{P} = 3.0V; LMX2315 V\_{CC} = V\_{P} = 5.0V; -40°C < T\_A < 85°C, except as specified


Symbol	Parameter		Conditions	Min	Тур	Max	Unit
Icc	Power Supply Current	LMX2315	$V_{CC} = 3.0V$		6.0	8.0	mA
			$V_{CC} = 5.0V$		6.5	8.5	mA
		LMX2320	$V_{CC} = 3.0V$		10	13.5	mA
		LMX2325	$V_{CC} = 3.0V$		11	15	m/
ICC-PWDN	Power Down Current		$V_{CC} = 3.0V$		30	180	μA
			$V_{CC} = 5.0V$		60	350	μA
f <sub>IN</sub>	Maximum Operating Frequency	LMX2315		1.2			
		LMX2320		2.0			G⊦
		LMX2325		2.5			L
fosc	Oscillator Frequency			5		20	MF
			No Load on OSC <sub>out</sub>	5		40	MH
f <sub>φ</sub>	Phase Detector Frequency			10			MH
Pf <sub>IN</sub>	Input Sensitivity		$V_{CC} = 2.7V$ to $3.3V$	-15		+6	dBm
			$V_{CC} = 3.3V$ to 5.5V	-10		+6	
V <sub>OSC</sub>	Oscillator Sensitivity		OSCIN	0.5			VF
V <sub>IH</sub>	High-Level Input Voltage		*	0.7 V <sub>CC</sub>			V
V <sub>IL</sub>	Low-Level Input Voltage		*			0.3 V <sub>CC</sub>	v
IIH	High-Level Input Current (Clock, D	ata)	$V_{IH} = V_{CC} = 5.5V$	-1.0		1.0	μ
IIL	Low-Level Input Current (Clock, Da	$V_{IL}=0V, V_{CC}=5.5V$	-1.0		1.0	μ	
Iн	Oscillator Input Current	$V_{IH} = V_{CC} = 5.5V$			100	μ	
IIL			$V_{\text{IL}} = 0V, V_{\text{CC}} = 5.5V$	-100			μ
IIH	High-Level Input Current (LE, FC)	$V_{IH} = V_{CC} = 5.5V$	-1.0		1.0	μ	
۱ <sub>IL</sub>	Low-Level Input Current (LE, FC)	$V_{IL} = 0V, V_{CC} = 5.5V$	-100		1.0	μ	


Symbol	Parameter	Conditions	Min	Тур	Max	Units
I <sub>Do</sub> -source	Charge Pump Output Current	$V_{CC} = V_P = 3.0V, V_{D_0} = V_P/2$		-2.5		mA
I <sub>Do</sub> -sink		$V_{CC} = V_P = 3.0V, V_{D_0} = V_P/2$		2.5		mA
I <sub>Do</sub> -source	Charge Pump Output Current	$V_{CC} = V_P = 5.0V, V_{D_0} = V_P/2$		-5.0		mA
I <sub>Do</sub> -sink		$V_{CC} = V_{P} = 5.0V, V_{D_{O}} = V_{P}/2$		5.0		mA
I <sub>Do</sub> -Tri	Charge Pump TRI-STATE® Current	$\begin{array}{l} 0.5V \leq V_{\mbox{D}_{0}} \leq V_{\mbox{P}} - 0.5V \\ T = 85^{\circ}\mbox{C} \end{array} \end{array} \label{eq:V_p}$	-2.5		2.5	nA
I <sub>Do</sub> vs V <sub>Do</sub>	Charge Pump Output Current Magnitude Variation vs Voltage (Note 1)	$\begin{array}{l} 0.5V \leq V_{D_0} \leq V_P - 0.5V \\ T = 25^\circ C \end{array}$			15	%
I <sub>Do</sub> -sink vs I <sub>Do</sub> -source	Charge Pump Output Current Sink vs Source Mismatch (Note 2)	$V_{D_0} = V_P/2$ T = 25°C			10	%
I <sub>Do</sub> vs T	Charge Pump Output Current Magnitude Variation vs Temperature (Note 3)	$-40^{\circ}C < T < 85^{\circ}C$ $V_{D_0} = V_P/2$		10		%
V <sub>OH</sub>	High-Level Output Voltage	$I_{OH} = -1.0 \text{ mA}^{**}$	$V_{CC} - 0.8$			V
V <sub>OL</sub>	Low-Level Output Voltage	I <sub>OL</sub> = 1.0 mA**			0.4	V
V <sub>OH</sub>	High-Level Output Voltage (OSC <sub>OUT</sub> )	I <sub>OH</sub> = -200 μA	$V_{CC} - 0.8$			V
V <sub>OL</sub>	Low-Level Output Voltage (OSC <sub>OUT</sub> )	I <sub>OL</sub> = 200 μA			0.4	V
IOL	Open Drain Output Current ( $\phi_p$ )	$V_{CC} = 5.0V, V_{OL} = 0.4V$	1.0			mA
I <sub>ОН</sub>	Open Drain Output Current ( $\phi_p$ )	$V_{OH} = 5.5V$			100	μA
R <sub>ON</sub>	Analog Switch ON Resistance (2315)			100		Ω
t <sub>CS</sub>	Data to Clock Set Up Time	See Data Input Timing	50			ns
t <sub>CH</sub>	Data to Clock Hold Time	See Data Input Timing	10			ns
t <sub>CWH</sub>	Clock Pulse Width High	See Data Input Timing	50			ns
t <sub>CWL</sub>	Clock Pulse Width Low	See Data Input Timing	50			ns
t <sub>ES</sub>	Clock to Enable Set Up Time	See Data Input Timing	50			ns
tew	Enable Pulse Width	See Data Input Timing	50			ns


Γ


\*\*Except OSC<sub>OUT</sub>
Notes 1, 2, 3: See related equations in Charge Pump Current Specification Definitions












## Functional Description (Continued)

#### PROGRAMMABLE DIVIDER (N COUNTER)

The N counter consists of the 7-bit swallow counter (A counter) and the 11-bit programmable counter (B counter). If the Control Bit (last bit shifted into the Data Register) is LOW, data is transferred from the 19-bit shift register into a 7-bit latch (which sets the 7-bit Swallow (A) Counter) and an 11-bit latch (which sets the 11-bit programmable (B) Counter). Serial data format is shown below.



Note: S8 to S18: Programmable counter divide ratio control bits (3 to 2047)

## 7-BIT SWALLOW COUNTER DIVIDE RATIO (A COUNTER)

Divide Ratio A	S 7	S 6	S 5	S 4	S 3	S 2	S 1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
•	•	•	•	•	٠	•	•
127	1	1	1	1	1	1	1

Note: Divide ratio: 0 to 127  $B \ge A$ 

#### 11-BIT PROGRAMMABLE COUNTER DIVIDE RATIO (B COUNTER)


Divide Ratio B	S 18	S 17	S 16	S 15	S 14	S 13	S 12	S 11	S 10	S 9	S 8
3	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	٠	•	•	•
2047	1	1	1	1	1	1	1	1	1	1	1

Note: Divide ratio: 3 to 2047 (Divide ratios less than 3 are prohibited) B  $\,\geq\,$  A

#### PULSE SWALLOW FUNCTION


 $f_{VCO} = [(P \times B) + A] \times f_{OSC}/R$ 

- f<sub>VCO</sub>: Output frequency of external voltage controlled oscillator (VCO)
- B: Preset divide ratio of binary 11-bit programmable counter (3 to 2047)
- A: Preset divide ratio of binary 7-bit swallow counter (0  $\leq$  A  $\leq$  127, A  $\leq$  B)
- f<sub>OSC</sub>: Output frequency of the external reference frequency oscillator
- R: Preset divide ratio of binary 14-bit programmable reference counter (3 to 16383)
- P: Preset modulus of dual modulus prescaler (64 or 128 for 2315/20 or 32 or 64 for 2325)



## **Analog Switch**


The analog switch is useful for radio systems that utilize a frequency scanning mode and a narrow band mode. The purpose of the analog switch is to decrease the loop filter time constant, allowing the VCO to adjust to its new frequency in a shorter amount of time. This is achieved by adding another filter stage in parallel. The output of the charge pump is normally through the Do pin, but when LE is set HIGH, the charge pump output also becomes available at BISW. A typical circuit is shown below. The second filter stage (LPF-2) is effective only when the switch is closed (in the scanning mode).



TL/W/12339-24


## **Typical Crystal Oscillator Circuit**

A typical circuit which can be used to implement a crystal oscillator is shown below.





## **Typical Lock Detect Circuit**

A lock detect circuit is needed in order to provide a steady LOW signal when the PLL is in the locked state. A typical circuit is shown below.



13





#### Application Information (Continued)

late the two time constants, T1 and T2, as shown in equations 7 and 8. A common rule of thumb is to begin your design with a 45° phase margin.

$$T1 = \frac{\sec \phi_p - \tan \phi_p}{\omega_p}$$
(7)  
$$T2 = \frac{1}{\omega_p^2 \bullet T1}$$
(8)

From the time constants T1, and T2, and the loop bandwidth,  $\omega_{\rm p},$  the values for C1, R2, and C2 are obtained in equations 9 to 11.

$$C1 = \frac{T1}{T2} \bullet \frac{K\phi \bullet K_{VCO}}{\omega_p^2 \bullet N} \sqrt{\frac{1 + (\omega_p \bullet T2)^2}{1 + (\omega_p \bullet T1)^2}}$$
(9)  
$$C2 = C1 \bullet \left(\frac{T2}{T1} - 1\right)$$
(10)

$$R2 = \frac{T2}{C2}$$
(11)

K <sub>VCO</sub> (MHz/V)	Voltage Controlled Oscillator (VCO) Tuning Voltage constant. The fre- quency vs voltage tuning ratio.
Κφ (mA)	Phase detector/charge pump gain constant. The ratio of the current output to the input phase differential.
Ν	Main divider ratio. Equal to RF <sub>opt</sub> /f <sub>ref</sub>
RF <sub>opt</sub> (MHz)	Radio Frequency output of the VCO at which the loop filter is optimized.
f <sub>ref</sub> (kHz)	Frequency of the phase detector in- puts. Usually equivalent to the RF channel spacing.

In choosing the loop filter components a trade off must be made between lock time, noise, stability, and reference spurs. The greater the loop bandwidth the faster the lock time will be, but a large loop bandwidth could result in higher reference spurs. Wider loop bandwidths generally improve close in phase noise but may increase integrated phase noise depending on the reference input, VCO and division ratios used. The reference spurs can be reduced by reducing the loop bandwidth or by adding more low pass filter stages but the lock time will increase and stability will decrease as a result.

#### THIRD ORDER FILTER

A low pass filter section may be needed for some applications that require additional rejection of the reference sidebands, or spurs. This configuration is given in Figure 4. In order to compensate for the added low pass section, the component values are recalculated using the new open loop unity gain frequency. The degradation of phase margin caused by the added low pass is then mitigated by slightly increasing C1 and C2 while slightly decreasing R2. The added attenuation from the low pass filter is:

ATTEN = 20 log[ $(2\pi f_{rot} \bullet B3 \bullet C3)^2 + 1$ ]

$$\label{eq:attension} \begin{split} ATTEN &= 20 \log[(2\pi f_{ref} \bullet R3 \bullet C3)^2 + 1] \end{split} \tag{12} \end{split}$$
 Defining the additional time constant as

$$T3 = R3 \bullet C3 \tag{13}$$

(15)

(17)


Then in terms of the attenuation of the reference spurs added by the low pass pole we have

$$T3 = \sqrt{\frac{10^{\text{ATTEN}/20} - 1}{(2\pi \bullet f_{\text{ref}})^2}}$$
(14)

We then use the calculated value for loop bandwidth  $\omega_{\text{c}}$  in equation 11, to determine the loop filter component values in equations 15-17.  $\omega_c$  is slightly less than  $\omega_p$ , therefore the frequency jump lock time will increase.


$$T2 = \frac{1}{\omega_c^2 \bullet (T1 + T3)}$$
(15)  
$$\omega_c = \frac{\tan\phi \bullet (T1 + T3)}{[(T1 + T3)^2 + T1 \bullet T3]} \bullet \left[ \sqrt{1 + \frac{(T1 + T3)^2 + T1 \bullet T3}{[\tan\phi \bullet (T1 + T3)]^2}} - 1 \right]$$
(16)

$$C1 = \frac{T1}{T2} \bullet \frac{K\phi \bullet K_{VCO}}{\omega_c^2 \bullet N} \bullet \left[ \frac{(1 + \omega_c^2 \bullet T2^2)}{(1 + \omega_c^2 \bullet T1^2)(1 + \omega_c^2 \bullet T3^2)} \right]^{1/2}$$














The reference spurious level is  $<\,-74$  dBc, due to the loop filter attenuation and the low spurious noise level of the LMX2315.






http://www.national.com

jump of 50 MHz.





#### Application Information (Continued) EXTERNAL CHARGE PUMP

#### The LMX PLLatinum series of frequency synthesizers are equipped with an internal balanced charge pump as well as outputs for driving an external charge pump. Although the superior performance of NSC's on board charge pump eliminates the need for an external charge pump in most applications, certain system requirements are more stringent. In these cases, using an external charge pump allows the designer to take direct control of such parameters as charge pump voltage swing, current magnitude, TRI-STATE leakage, and temperature compensation.

One possible architecture for an external charge pump current source is shown in *Figure 14*. The signals  $\phi_p$  and  $\phi_r$  in the diagram, correspond to the phase detector outputs of the 2315/20/25 frequency synthesizers. These logic signals are converted into current pulses, using the circuitry shown in *Figure 14*, to enable either charging or discharging of the loop filter components to control the output frequency of the PLL.

Referring to *Figure 14*, the design goal is to generate a 5 mA current which is relatively constant to within 5V of the power supply rail. To accomplish this, it is important to establish as large of a voltage drop across R5, R8 as possible without saturating Q2, Q4. A voltage of approximately 300 mV provides a good compromise. This allows the current source reference being generated to be relatively repeatable in the absence of good Q1, Q2/Q3, Q4 matching. (Matched transistor pairs is recommended.) The  $\phi$ p and  $\phi$ r outputs are rated for a maximum output load current of 1 mA while 5 mA current sources are desired. The voltages developed across R4, 9 will consequently be approximately 258 mV, or 42 mV less than R8, 5, due to the current density differences {0.026\*1n (5 mA/1 mA)} through the Q1, Q2/Q3, Q4 pairs.

In order to calculate the value of R7 it is necessary to first estimate the forward base to emitter voltage drop (Vfn,p) of the transistors used, the V<sub>OL</sub> drop of  $\phi p$ , and the V<sub>OH</sub> drop of  $\phi r$ 's under 1 mA loads. ( $\phi p$ 's V<sub>OL</sub> < 0.1V and ( $\phi r$ ,s V<sub>OH</sub> < 0.1V).


Knowing these parameters along with the desired current allow us to design a simple external charge pump. Separating the pump up and pump down circuits facilitates the nodal analysis and give the following equations.

$$\begin{split} \mathsf{R}_4 &= \frac{\mathsf{V}_{\mathsf{R5}} - \mathsf{V}_\mathsf{T} \bullet \mathsf{ln} \Big( \frac{\mathsf{i}_{\mathsf{source}}}{\mathsf{i}_{\mathsf{p}\,\mathsf{max}}} \Big)}{\mathsf{i}_{\mathsf{source}}} \\ \mathsf{R}_9 &= \frac{\mathsf{V}_{\mathsf{R8}} - \mathsf{V}_\mathsf{T} \bullet \mathsf{ln} \Big( \frac{\mathsf{i}_{\mathsf{sink}}}{\mathsf{i}_{\mathsf{n}\,\mathsf{max}}} \Big)}{\mathsf{i}_{\mathsf{sink}}} \\ \mathsf{R}_5 &= \frac{\mathsf{V}_{\mathsf{R5}} \bullet (\beta_\mathsf{p} + 1)}{\mathsf{i}_{\mathsf{p}\,\mathsf{max}} \bullet (\beta_\mathsf{p} + 1) - \mathsf{i}_{\mathsf{source}}} \\ \mathsf{R}_8 &= \frac{\mathsf{V}_{\mathsf{R8}} \bullet (\beta_\mathsf{n} + 1)}{\mathsf{i}_{\mathsf{r}\,\mathsf{max}} \bullet (\beta_\mathsf{n} + 1) \mathsf{i}_{\mathsf{sink}}} \\ \mathsf{R}_6 &= \frac{(\mathsf{V}_{\mathsf{p}} - \mathsf{V}_{\mathsf{VOL}} \phi_\mathsf{p}) - (\mathsf{V}_{\mathsf{R5}} + \mathsf{Vfp})}{\mathsf{i}_{\mathsf{p}\,\mathsf{max}}} \\ \mathsf{R}_7 &= \frac{(\mathsf{V}_{\mathsf{p}} - \mathsf{V}_{\mathsf{VOL}} \phi_\mathsf{p}) - (\mathsf{V}_{\mathsf{R8}} + \mathsf{Vfn})}{\mathsf{i}_{\mathsf{max}}} \end{split}$$

#### EXAMPLE

EXAMPLE	
Typical Device Parameters	$\beta_n = 100, \beta_p = 50$
Typical System Parameters	$V_{P} = 5.0V;$
	$V_{cntl} = 0.5V - 4.5V;$
Desire Deservation	$V_{\phi p} = 0.0V, V_{\phi r} = 5.0V$
Design Parameters	$I_{SINK} = I_{SOURCE} = 5.0 \text{ mA};$ Vfn = Vfp = 0.8V
	$I_{r_{max}} = I_{p_{max}} = 1 \text{ mA}$
	$V_{R8} = V_{R5} = 0.3V$
	$V_{OL\phi p} = V_{OH\phi p} = 100 \text{ mV}$
V	
<b>t</b>	7
R5 🗲	Į
	₹ <sup>R4</sup>
2	$\gamma \longrightarrow \gamma $
	$ \begin{array}{c c} & \text{Loop} \\ \hline & \text{Filter} \end{array} \end{array} \left[ -(\sim) \right] $
R7 (F	$\downarrow \bigcirc \bigcirc$
♦r <b>· · · · · · · · · · · · · · · · · · ·</b>	Q4
L(( ) <sup>03</sup>	
Ŷ	<b>↓</b> <sub>R9</sub>
<b>₹</b> <sup>R8</sup>	۲
·	<u>+</u>
	TL/W/12339-39
FIGU	RE 14
Therefore select	
0.3V - 0.026	1n(5.0  mA/1.0  mA)
$R_4 = R_9 = \frac{1000 \text{ model}}{1000}$	$\frac{1 \text{ n}(5.0 \text{ mA}/1.0 \text{ mA})}{5 \text{ mA}} = 51.6 \Omega$
0.3V ● (50 + 1	)
$R_5 = \frac{0.3V \bullet (50 + 1)}{1.0 \;mA \bullet (50 + 1) - 1}$	$\frac{7}{5.0 \text{ mA}} = 332\Omega$
$R_8 = \frac{0.3V \bullet (100 + 1)}{1.0 \text{ mA} \bullet (100 + 1)}$	$\frac{17}{-5.0 \text{ mA}} = 315.6\Omega$
$R_6 = R_7 = \frac{(5V - 0.1V) - 1.0}{1.0}$	$\frac{1}{mA}$ = 3.8 kΩ





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.