



National Semiconductor

March 1988

## MM54C373/MM74C373 TRI-STATE® Octal D-Type Latch MM54C374/MM74C374 TRI-STATE Octal D-Type Flip-Flop

### General Description

The MM54C373/MM74C373, MM54C374/MM74C374 are integrated, complementary MOS (CMOS), 8-bit storage elements with TRI-STATE outputs. These outputs have been specially designed to drive high capacitive loads, such as one might find when driving a bus, and to have a fan out of 1 when driving standard TTL. When a high logic level is applied to the OUTPUT DISABLE input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.

The MM54C373/MM74C373 is an 8-bit latch. When LATCH ENABLE is high, the Q outputs will follow the D inputs. When LATCH ENABLE goes low, data at the D inputs, which meets the set-up and hold time requirements, will be retained at the outputs until LATCH ENABLE returns high again.

The MM54C374/MM74C374 is an 8-bit, D-type, positive-edge triggered flip-flop. Data at the D inputs, meeting the set-up and hold time requirements, is transferred to the Q outputs on positive-going transitions of the CLOCK input.


Both the MM54C373/MM74C373 and the MM54C374/MM74C374 are being assembled in 20-pin dual-in-line packages with 0.300" pin centers.

### Features

- Wide supply voltage range 3V to 15V
- High noise immunity 0.45 V<sub>CC</sub> (typ.)
- Low power consumption
- TTL compatibility Fan out of 1 driving standard TTL
- Bus driving capability
- TRI-STATE outputs
- Eight storage elements in one package
- Single CLOCK/LATCH ENABLE and OUTPUT DISABLE control inputs
- 20-pin dual-in-line package with 0.300" centers takes half the board space of a 24-pin package

### Connection Diagrams


MM54C373/MM74C373  
Dual-In-Line Package



Top View

Order Number MM54C373 or MM74C373

MM54C374/MM74C374  
Dual-In-Line Package



Top View

Order Number MM54C374 or MM74C374

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

|   |                                   |  |                           |
|---|-----------------------------------|--|---------------------------|
| Voltage at Any Pin  | -0.3V to V <sub>CC</sub> + 0.3V   | Power Dissipation<br>Dual-In-Line<br>Small Outline   | 700 mW<br>500 mW          |
| Operating Temperature Range (T <sub>A</sub> )<br>MM54C373<br>MM74C373 | -55°C to +125°C<br>-40°C to +85°C | Operating V <sub>CC</sub> Range<br>Absolute Maximum V <sub>CC</sub><br>Lead Temperature (T <sub>L</sub> )<br>(Soldering, 10 seconds) | 3V to 15V<br>18V<br>260°C |
| Storage Temperature Range (T <sub>S</sub> )                           | -65°C to +150°C                   |  |                           |
|   |                                   |  |                           |

## DC Electrical Characteristics

Min/Max limits apply across temperature range unless otherwise noted

| Symbol                                      | Parameter                          | Conditions  | Min  | Typ             | Max        | Units    |
|---|------------------------------------|---|--|-----------------|------------|----------|
| <b>CMOS TO CMOS</b>                         |                                    |   |  |                 |            |          |
| V <sub>IN(1)</sub>                          | Logical "1" Input Voltage          | V <sub>CC</sub> = 5V<br>V <sub>CC</sub> = 10V   | 3.5<br>8.0                                     |                 |            | V        |
| V <sub>IN(0)</sub>                          | Logical "0" Input Voltage          | V <sub>CC</sub> = 5V<br>V <sub>CC</sub> = 10V   |  |                 | 1.5<br>2.0 | V        |
| V <sub>OUT(1)</sub>                         | Logical "1" Output Voltage         | V <sub>CC</sub> = 5V, I <sub>O</sub> = -10 μA<br>V <sub>CC</sub> = 10V, I <sub>O</sub> = -10 μA               | 4.5<br>9.0                                     |                 |            | V        |
| V <sub>OUT(0)</sub>                         | Logical "0" Output Voltage         | V <sub>CC</sub> = 5V, I <sub>O</sub> = 10 μA<br>V <sub>CC</sub> = 10V, I <sub>O</sub> = 10 μA                 |  |                 | 0.5<br>1.0 | V        |
| I <sub>IN(1)</sub>                          | Logical "1" Input Current          | V <sub>CC</sub> = 15V, V <sub>IN</sub> = 15V  |  | 0.005           | 1.0        | μA       |
| I <sub>IN(0)</sub>                          | Logical "0" Input Current          | V <sub>CC</sub> = 15V, V <sub>IN</sub> = 0V   | -1.0   | -0.005          |            | μA       |
| I <sub>OZ</sub>                             | TRI-STATE Leakage Current          | V <sub>CC</sub> = 15V, V <sub>O</sub> = 15V<br>V <sub>CC</sub> = 15V, V <sub>O</sub> = 0V                     | -1.0   | 0.005<br>-0.005 | 1.0        | μA<br>μA |
| I <sub>CC</sub>                             | Supply Current                     | V <sub>CC</sub> = 15V   |  | 0.05            | 300        | μA       |
| <b>CMOS/LPTTL INTERFACE</b>                 |                                    |   |  |                 |            |          |
| V <sub>IN(1)</sub>                          | Logical "1" Input Voltage          | 54C V <sub>CC</sub> = 4.5V<br>74C V <sub>CC</sub> = 4.75V   | V <sub>CC</sub> - 1.5<br>V <sub>CC</sub> - 1.5 |                 |            | V        |
| V <sub>IN(0)</sub>                          | Logical "0" Input Voltage          | 54C V <sub>CC</sub> = 4.5V<br>54C V <sub>CC</sub> = 4.75V   |  |                 | 0.8<br>0.8 | V<br>V   |
| V <sub>OUT(1)</sub>                         | Logical "1" Output Voltage         | 54C V <sub>CC</sub> = 4.5V, I <sub>O</sub> = -360 μA<br>74C V <sub>CC</sub> = 4.75V, I <sub>O</sub> = -360 μA | V <sub>CC</sub> - 0.4<br>V <sub>CC</sub> - 0.4 |                 |            | V<br>V   |
|   |                                    | 54C V <sub>CC</sub> = 4.5V, I <sub>O</sub> = -1.6 mA<br>74C V <sub>CC</sub> = 4.75V, I <sub>O</sub> = -1.6 mA | 2.4<br>2.4                                     |                 |            | V<br>V   |
| V <sub>OUT(0)</sub>                         | Logical "0" Output Voltage         | 54C V <sub>CC</sub> = 4.5V, I <sub>O</sub> = 1.6 mA<br>74C V <sub>CC</sub> = 4.75V, I <sub>O</sub> = 1.6 mA   |  |                 | 0.4<br>0.4 | V<br>V   |
| <b>OUTPUT DRIVE (Short Circuit Current)</b> |                                    |   |  |                 |            |          |
| I <sub>SOURCE</sub>                         | Output Source Current              | V <sub>CC</sub> = 5V, V <sub>OUT</sub> = 0V<br>T <sub>A</sub> = 25°C (Note 4)                                 | -12  | -24             |            | mA       |
| I <sub>SOURCE</sub>                         | Output Source Current              | V <sub>CC</sub> = 10V, V <sub>OUT</sub> = 0V<br>T <sub>A</sub> = 25°C (Note 4)                                | -24  | -48             |            | mA       |
| I <sub>SINK</sub>                           | Output Sink Current<br>(N-Channel) | V <sub>CC</sub> = 5V, V <sub>OUT</sub> = V <sub>CC</sub><br>T <sub>A</sub> = 25°C (Note 4)                    | 6  | 12              |            | mA       |
| I <sub>SINK</sub>                           | Output Sink Current<br>(N-Channel) | V <sub>CC</sub> = 10V, V <sub>OUT</sub> = V <sub>CC</sub><br>T <sub>A</sub> = 25°C (Note 4)                   | 24   | 48              |            | mA       |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

### AC Electrical Characteristics\*

MM54C373/MM74C373, TA = 25°C, CL = 50 pF, tr = tf = 20 ns, unless otherwise noted

| Symbol                              | Parameter   | Conditions   | Min        | Typ                    | Max                      | Units                |
|-------------------------------------|---|--|------------|------------------------|--------------------------|----------------------|
| t <sub>pd0</sub> , t <sub>pd1</sub> | Propagation Delay,<br>LATCH ENABLE to Output  | V <sub>CC</sub> = 5V, C <sub>L</sub> = 50 pF<br>V <sub>CC</sub> = 10V, C <sub>L</sub> = 50 pF<br>V <sub>CC</sub> = 5V, C <sub>L</sub> = 150 pF<br>V <sub>CC</sub> = 10V, C <sub>L</sub> = 150 pF                                   |            | 165<br>70<br>195<br>85 | 330<br>140<br>390<br>170 | ns<br>ns<br>ns<br>ns |
| t <sub>pd0</sub> , t <sub>pd1</sub> | Propagation Delay Data<br>In to Output  | LATCH ENABLE = V <sub>CC</sub><br>V <sub>CC</sub> = 5V, C <sub>L</sub> = 50 pF<br>V <sub>CC</sub> = 10V, C <sub>L</sub> = 50 pF<br>V <sub>CC</sub> = 5V, C <sub>L</sub> = 150 pF<br>V <sub>CC</sub> = 10V, C <sub>L</sub> = 150 pF |            | 155<br>70<br>185<br>85 | 310<br>140<br>370<br>170 | ns<br>ns<br>ns<br>ns |
| t <sub>SET-UP</sub>                 | Minimum Set-Up Time Data In<br>to CLOCK/LATCH ENABLE                                | t <sub>HOLD</sub> = 0 ns<br>V <sub>CC</sub> = 5V<br>V <sub>CC</sub> = 10V  |            | 70<br>35               | 140<br>70                | ns<br>ns             |
| f <sub>MAX</sub>                    | Maximum LATCH ENABLE<br>Frequency   | V <sub>CC</sub> = 5V<br>V <sub>CC</sub> = 10V  | 3.5<br>4.5 | 6.7<br>9.0             |                          | MHz<br>MHz           |
| t <sub>PWH</sub>                    | Minimum LATCH ENABLE<br>Pulse Width   | V <sub>CC</sub> = 5V<br>V <sub>CC</sub> = 10V  |            | 75<br>55               | 150<br>110               | ns<br>ns             |
| t <sub>r</sub> , t <sub>f</sub>     | Maximum LATCH ENABLE<br>Rise and Fall Time  | V <sub>CC</sub> = 5V<br>V <sub>CC</sub> = 10V  |            | NA<br>NA               |                          | μs<br>μs             |
| t <sub>1H</sub> , t <sub>0H</sub>   | Propagation Delay OUTPUT<br>DISABLE to High Impedance<br>State (from a Logic Level) | R <sub>L</sub> = 10k, C <sub>L</sub> = 5 pF<br>V <sub>CC</sub> = 5V<br>V <sub>CC</sub> = 10V   |            | 105<br>60              | 210<br>120               | ns<br>ns             |
| t <sub>H1</sub> , t <sub>H0</sub>   | Propagation Delay OUTPUT<br>DISABLE to Logic Level<br>(from High Impedance State)   | R <sub>L</sub> = 10k, C <sub>L</sub> = 50 pF<br>V <sub>CC</sub> = 5V<br>V <sub>CC</sub> = 10V  |            | 105<br>45              | 210<br>90                | ns<br>ns             |
| t <sub>THL</sub> , t <sub>TLH</sub> | Transition Time   | V <sub>CC</sub> = 5V, C <sub>L</sub> = 50 pF<br>V <sub>CC</sub> = 10V, C <sub>L</sub> = 50 pF<br>V <sub>CC</sub> = 5V, C <sub>L</sub> = 150 pF<br>V <sub>CC</sub> = 10V, C <sub>L</sub> = 150 pF                                   |            | 65<br>35<br>110<br>70  | 130<br>70<br>220<br>140  | ns<br>ns<br>ns<br>ns |
| C <sub>LE</sub>                     | Input Capacitance   | LE Input (Note 2)  |            | 7.5                    | 10                       | pF                   |
| C <sub>OD</sub>                     | Input Capacitance   | OUTPUT DISABLE<br>Input (Note 2)   |            | 7.5                    | 10                       | pF                   |
| C <sub>IN</sub>                     | Input Capacitance   | Any Other Input (Note 2)   |            | 5                      | 7.5                      | pF                   |
| C <sub>OUT</sub>                    | Output Capacitance  | High Impedance<br>State (Note 2)   |            | 10                     | 15                       | pF                   |
| C <sub>PD</sub>                     | Power Dissipation Capacitance   | Per Package (Note 3)   |            | 200                    |                          | pF                   |

\*AC Parameters are guaranteed by DC correlated testing.

## AC Electrical Characteristics\* (Continued)

MM54C374/MM74C374, TA = 25°C, CL = 50 pF, tr = tf = 20 ns, unless otherwise noted

| Symbol                              | Parameter   | Conditions   | Min      | Typ                    | Max                      | Units                |
|-------------------------------------|---|--|----------|------------------------|--------------------------|----------------------|
| t <sub>pd0</sub> , t <sub>pd1</sub> | Propagation Delay,<br>CLOCK to Output   | V <sub>CC</sub> = 5V, C <sub>L</sub> = 50 pF<br>V <sub>CC</sub> = 10V, C <sub>L</sub> = 50 pF<br>V <sub>CC</sub> = 5V, C <sub>L</sub> = 150 pF<br>V <sub>CC</sub> = 10V, C <sub>L</sub> = 150 pF |          | 150<br>65<br>180<br>80 | 300<br>130<br>360<br>160 | ns<br>ns<br>ns<br>ns |
| t <sub>SET-UP</sub>                 | Minimum Set-Up Time Data In<br>to CLOCK/LATCH ENABLE                                | t <sub>HOLD</sub> = 0 ns<br>V <sub>CC</sub> = 5V<br>V <sub>CC</sub> = 10V  |          | 70<br>35               | 140<br>70                | ns<br>ns             |
| t <sub>PWL</sub> , t <sub>PWL</sub> | Minimum CLOCK Pulse Width   | V <sub>CC</sub> = 5V<br>V <sub>CC</sub> = 10V  |          | 70<br>50               | 140<br>100               | ns<br>ns             |
| f <sub>MAX</sub>                    | Maximum CLOCK Frequency   | V <sub>CC</sub> = 5V<br>V <sub>CC</sub> = 10V  | 3.5<br>5 | 7.0<br>10              |                          | MHz<br>MHz           |
| t <sub>1H</sub> , t <sub>0H</sub>   | Propagation Delay OUTPUT<br>DISABLE to High Impedance<br>State (from a Logic Level) | R <sub>L</sub> = 10k, C <sub>L</sub> = 50 pF<br>V <sub>CC</sub> = 5V<br>V <sub>CC</sub> = 10V  |          | 105<br>60              | 210<br>120               | ns<br>ns             |
| t <sub>H1</sub> , t <sub>H0</sub>   | Propagation Delay OUTPUT<br>DISABLE to Logic Level<br>(from High Impedance State)   | R <sub>L</sub> = 10k, C <sub>L</sub> = 50 pF<br>V <sub>CC</sub> = 5V<br>V <sub>CC</sub> = 10V  |          | 105<br>45              | 210<br>90                | ns<br>ns             |
| t <sub>THL</sub> , t <sub>TLH</sub> | Transition Time   | V <sub>CC</sub> = 5V, C <sub>L</sub> = 50 pF<br>V <sub>CC</sub> = 10V, C <sub>L</sub> = 50 pF<br>V <sub>CC</sub> = 5V, C <sub>L</sub> = 150 pF<br>V <sub>CC</sub> = 10V, C <sub>L</sub> = 150 pF |          | 65<br>35<br>110<br>70  | 130<br>70<br>220<br>140  | ns<br>ns<br>ns<br>ns |
| t <sub>r</sub> , t <sub>f</sub>     | Maximum CLOCK Rise<br>and Fall Time   | V <sub>CC</sub> = 5V<br>V <sub>CC</sub> = 10V  | 15<br>5  | >2000<br>>2000         |                          | μs<br>μs             |
| C <sub>CLK</sub>                    | Input Capacitance   | CLOCK Input (Note 2)   |          | 7.5                    | 10                       | pF                   |
| C <sub>OD</sub>                     | Input Capacitance   | OUTPUT DISABLE<br>Input (Note 2)   |          | 7.5                    | 10                       | pF                   |
| C <sub>IN</sub>                     | Input Capacitance   | Any Other Input (Note 2)   |          | 5                      | 7.5                      | pF                   |
| C <sub>OUT</sub>                    | Output Capacitance  | High Impedance<br>State (Note 2)   |          | 10                     | 15                       | pF                   |
| C <sub>PD</sub>                     | Power Dissipation Capacitance   | Per Package (Note 3)   |          | 250                    |                          | pF                   |

\*AC Parameters are guaranteed by DC correlated testing.


Note 2: Capacitance is guaranteed by periodic testing.

Note 3: C<sub>PD</sub> determines the no load AC power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics Application Note AN-90.


Note 4: These are peak output current capabilities. Continuous output current is rated at 12 mA max.

## Typical Performance Characteristics $T_A = 25^\circ\text{C}$


**MM54C373/MM74C373  
Propagation Delay, LATCH  
ENABLE to Output vs Load  
Capacitance**



**MM54C373/MM74C373  
Propagation Delay,  
Data In to Output  
vs Load Capacitance**




**MM54C374/MM74C374  
Propagation Delay,  
CLOCK to Output  
vs Load Capacitance**




TL/F/5906-3


**MM54C373/MM74C373,  
MM54C374/MM74C374  
Change in Propagation Delay per  
pF of Load Capacitance ( $\Delta t_{PD}/pF$ )  
vs Power Supply Voltage**



**MM54C373/MM74C373,  
MM54C374/MM74C374  
Output Sink Current vs  $V_{OUT}$**



**MM54C373/MM74C373,  
MM54C374/MM74C374 Output  
Source Current vs  $V_{CC} - V_{OUT}$**



TL/F/5906-4

## Truth Table

**MM54C373/MM74C373**

| Output<br>Disable | LATCH<br>ENABLE | D | Q    |
|-------------------|-----------------|---|------|
| L                 | H               | H | H    |
| L                 | H               | L | L    |
| L                 | L               | X | Q    |
| H                 | X               | X | Hi-Z |

**MM54C374/MM74C374**

| Output<br>Disable | Clock | D | Q    |
|-------------------|-------|---|------|
| L                 | —     | H | H    |
| L                 | —     | L | L    |
| L                 | L     | X | Q    |
| L                 | H     | X | Q    |
| H                 | X     | X | Hi-Z |

L = Low logic level

H = High logic level

X = Irrelevant


— = Low to high logic level transition

Q = Preexisting output level


Hi-Z = High impedance output state

## Typical Applications

### Data Bus Interfacing Element




### Simple, Latching, Octal, LED Indicator Driver with Blanking for Use as Data Display, Bus Monitor, µP Front Panel Display, Etc.




## Logic Diagrams







MM54C373/MM74C373 (1 of 8 Latches)



MM54C374/MM74C374 (1 of 8 Flip-Flops)




## TRI-STATE Test Circuits and Switching Time Waveforms




## Switching Time Waveforms

MM54C373/MM74C373




MM54C374/MM74C374




# MM54C373/MM74C373 TRI-STATE Octal D-Type Latch MM54C374/MM74C374 TRI-STATE Octal D-Type Flip-Flop

## Physical Dimensions inches (millimeters)



**Ceramic Dual-In-Line Package (J)**  
**Order Number MM54C373J, MM54C374J, MM74C373J or MM74C374J**  
**NS Package Number J20A**



**Molded Dual-In-Line Package (N)**  
**Order Number MM54C373N, MM54C374N, MM74C373N or MM74C374N**  
**NS Package Number N20A**

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor  
Corporation  
1111 West Bardin Road  
Arlington, TX 76017  
Tel: 1(800) 272-9959  
Fax: 1(800) 737-7018

National Semiconductor  
Europe  
Fax: (+49) 0-180-530 85 86  
Email: cnjwge@tevm2.nsc.com  
Deutsch Tel: (+49) 0-180-530 85 85  
English Tel: (+49) 0-180-532 78 32  
Français Tel: (+49) 0-180-532 93 58  
Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor  
Hong Kong Ltd.  
13th Floor, Straight Block,  
Ocean Centre, 5 Canton Rd.  
Tsimshatsui, Kowloon  
Hong Kong  
Tel: (852) 2737-1600  
Fax: (852) 2736-9960

National Semiconductor  
Japan Ltd.  
Tel: 81-043-299-2309  
Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.