

#### **SCAN18541T**

# Non-Inverting Line Driver with TRI-STATE® Outputs

#### **General Description**

The SCAN18541T is a high speed, low-power line driver featuring separate data inputs organized into dual 9-bit bytes with byte-oriented paired output enable control signals. This device is compliant with IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture with the incorporation of the defined boundary-scan test logic and test access port consisting of Test Data Input (TDI), Test Data Out (TDO), Test Mode Select (TMS), and Test Clock (TCK).

- Dual output enable signals per byte
- TRI-STATE outputs for bus-oriented applications
- 9-bit data busses for parity applications
- Reduced-swing outputs source 24 mA/sink 48 mA (Mil)
- $\blacksquare$  Guaranteed to drive  $50\Omega$  transmission line to TTL input levels of 0.8V and 2.0V
- TTL compatible inputs
- 25 mil pitch Cerpack packaging
- Includes CLAMP and HIGHZ instructions
- Standard Microcircuit Drawing (SMD) 5962-9311601

#### **Features**

■ IEEE 1149.1 (JTAG) Compliant

#### **Connection Diagram**

i				
TMS —	1	$\cup$	56	— TDI
AO <sub>0</sub> —	2		55	— Alo
AOE <sub>1</sub> —	3		54	-ĀOE <sub>2</sub>
AO <sub>1</sub> —	4		53	- AI <sub>1</sub>
A0 <sub>2</sub> —	5		52	- Al <sub>2</sub>
GND —	6		51	- GND
AO <sub>3</sub> —	7		50	— Al <sub>3</sub>
AO <sub>4</sub> —	8		49	— AI₄
v <sub>cc</sub> —	9		48	-v <sub>cc</sub>
A0 <sub>5</sub> —	10		47	— AI <sub>5</sub>
АО <sub>6</sub> —	11		46	— AI <sub>6</sub>
GND —	12		45	— GND
AO <sub>7</sub> —	13		44	— AI <sub>7</sub>
AO <sub>8</sub> —	14		43	— AI <sub>8</sub>
во <sub>о</sub> —	15		42	— ві <sub>о</sub>
во <sub>1</sub> —	16		41	— BI <sub>1</sub>
GND —	17		40	— GND
во <sub>2</sub> —	18		39	— ві <sub>2</sub>
во <sub>3</sub> —	19		38	— ві <sub>з</sub>
v <sub>cc</sub> —	20		37	-v <sub>cc</sub>
во <sub>4</sub> —	21		36	— BI₄
во <sub>5</sub> —	22		35	— ві <sub>5</sub>
GND —	23		34	— GND
во <sub>6</sub> —	24		33	— ві <sub>6</sub>
во <sub>7</sub> —	25		32	<b>—</b> ВІ <sub>7</sub>
BOE <sub>1</sub> —	26		31	−BOE <sub>2</sub>
во <sub>8</sub> —	27		30	— ві <sub>8</sub>
TDO —	28		29	— тск
	_		DS	100324-1

Pin Names	Description
ĀOE₁,	TRI-STATE Output Enable Input Pins,
AOE <sub>2</sub>	A Side
BOE₁,	TRI-STATE Output Enable Input Pins,
BOE <sub>2</sub>	B Side
AO <sub>(0-8)</sub>	Output Pins, A Side
AO <sub>(0-8)</sub>	Output Pins, B Side

#### **Pin Names**

Pin Names	Description
AI <sub>(0-8)</sub>	Input Pins, A Side
BI <sub>(0-8)</sub>	Input Pins, B Side

TRI-STATE® is a registered trademark of National Semiconductor Corporation.


#### **Truth Tables**


	Inputs		
AOE <sub>1</sub>	AOE <sub>2</sub>	AI (0-8)	
L	L	Н	Н
Н	Х	Х	Z
Х	Н	Х	Z
L	L	L	L

	Input	BO (0-8)	
BOE <sub>1</sub>	BOE <sub>2</sub>	BI (0-8)	
L	L	Н	Н
Н	Х	Х	Z
Χ	Н	Х	Z
L	L	L	L

H= HIGH Voltage Level L= LOW Voltage Level X= Immaterial Z= High Impedance

#### **Block Diagrams**





# Block Diagrams (Continued) Byte B NON-INVERTING BUFFER TYPE1 TYPE2 BSR 18-26 -BO<sub>[0-8]</sub> TYPE 1 INSTRUCTION TRI-STATE BSR 38 BSR 36 TYPE 1 DS100324-4 Note: BSR stands for Boundary Scan Register.

#### **Description of Boundary-Scan Circuitry**

The scan cells used in the BOUNDARY-SCAN register are one of the following two types depending upon their location. Scan cell TYPE1 is intended to solely observe system data, while TYPE2 has the additional ability to control system data. (See IEEE Standard 1149.1 Figure 10–11 for a further description of scan cell TYPE1 and Figure 10–12 for a further description of scan cell TYPE2.)

Scan cell TYPE1 is located on each system input pin while scan cell TYPE2 is located at each system output pin as well as at each of the two internal active-high output enable signals. AOE controls the activity of the A-outputs while BOE controls the activity of the B-outputs. Each will activate their respective outputs by loading a logic high.

The BYPASS register is a single bit shift register stage identical to scan cell TYPE1. It captures a fixed logic low.


# Bypass Register Scan Chain Definition Logic 0



The INSTRUCTION register is an 8-bit register which captures the default value of 10000001. The two least significant bits of this captured value (01) are required by IEEE Std 1149.1. The upper six bits are unique to the SCAN18541T


device. SCAN CMOS Test Access Logic devices do not include the IEEE 1149.1 optional identification register. Therefore, this unique captured value can be used as a "pseudo ID" code to confirm that the correct device is placed in the appropriate location in the boundary scan chain.


#### Instruction Register Scan Chain Definition



MSB→LSB

Instruction Code	Instruction
00000000	EXTEST
10000001	SAMPLE/PRELOAD
10000010	CLAMP
0000011	HIGH-Z
All Others	BYPASS





# **Description of Boundary-Scan Circuitry** (Continued)

#### Boundary-Scan Register Definition Index

Bit No.	Pin Name	Pin No.	Pin Type	Scan Cell	Туре
41	ĀOE₁	3	Input	TYPE1	Control
40	AOE <sub>2</sub>	54	Input	TYPE1	Signals
39	AOE		Internal	TYPE2	
38	BOE <sub>1</sub>	26	Input	TYPE1	
37	BOE <sub>2</sub>	31	Input	TYPE1	
36	BOE		Internal	TYPE2	
35	Al <sub>o</sub>	55	Input	TYPE1	A-in
34	Al <sub>1</sub>	53	Input	TYPE1	
33	Al <sub>2</sub>	52	Input	TYPE1	
32	Al <sub>3</sub>	50	Input	TYPE1	
31	Al <sub>4</sub>	49	Input	TYPE1	
30	Al <sub>5</sub>	47	Input	TYPE1	
29	Al <sub>6</sub>	46	Input	TYPE1	
28	Al <sub>7</sub>	44	Input	TYPE1	
27	Al <sub>8</sub>	43	Input	TYPE1	
26	Bl <sub>o</sub>	42	Input	TYPE1	B-in
25	BI <sub>1</sub>	41	Input	TYPE1	
24	Bl <sub>2</sub>	39	Input	TYPE1	
23	BI <sub>3</sub>	38	Input	TYPE1	
22	BI <sub>4</sub>	36	Input	TYPE1	
21	BI <sub>5</sub>	35	Input	TYPE1	
20	BI <sub>6</sub>	33	Input	TYPE1	
19	BI <sub>7</sub>	32	Input	TYPE1	
18	BI <sub>8</sub>	30	Input	TYPE1	
17	AO <sub>o</sub>	2	Output	TYPE2	A-out
16	AO <sub>1</sub>	4	Output	TYPE2	
15	AO <sub>2</sub>	5	Output	TYPE2	
14	AO <sub>3</sub>	7	Output	TYPE2	
13	AO <sub>4</sub>	8	Output	TYPE2	
12	AO <sub>5</sub>	10	Output	TYPE2	
11	AO <sub>6</sub>	11	Output	TYPE2	
10	AO <sub>7</sub>	13	Output	TYPE2	
9	AO <sub>8</sub>	14	Output	TYPE2	
8	BO <sub>0</sub>	15	Output	TYPE2	B-out
7	BO <sub>1</sub>	16	Output	TYPE2	
6	BO <sub>2</sub>	18	Output	TYPE2	
5	BO <sub>3</sub>	19	Output	TYPE2	
4	BO <sub>4</sub>	21	Output	TYPE2	
3	BO <sub>5</sub>	22	Output	TYPE2	
2	BO <sub>6</sub>	24	Output	TYPE2	
1	BO <sub>7</sub>	25	Output	TYPE2	
0	BO <sub>8</sub>	27	Output	TYPE2	

#### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 $\begin{array}{ll} \mbox{V}_{\mbox{\scriptsize I}} = -0.5 \mbox{\scriptsize V} & -20 \mbox{\ mA} \\ \mbox{V}_{\mbox{\scriptsize I}} = \mbox{\scriptsize V}_{\mbox{\scriptsize CC}} + 0.5 \mbox{\scriptsize V} & +20 \mbox{\ mA} \end{array}$ 

DC Output Diode Current (I<sub>OK</sub>)

DC V<sub>CC</sub> or Ground Current

Per Output Pin

Junction Temperature

Cerpack

Storage Temperature

ESD (Min)

2000V

# Recommended Operating Conditions

Supply Voltage ( $V_{CC}$ )

Operating Temperature (T<sub>A</sub>)

 $\label{eq:military} {\rm Military} \qquad -55^{\circ}{\rm C~to~+125^{\circ}C}$  Minimum Input Edge Rate dV/dt  $125~{\rm mV/ns}$ 

 $V_{\text{IN}}$  from 0.8V to 2.0V

V<sub>CC</sub> @ 4.5V, 5.5V

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of SCAN circuits outside databook specifications.

#### **DC Electrical Characteristics**

Symbol	Parameter	V <sub>cc</sub>	Military	Units	Conditions
		(V)	T <sub>A</sub> = -55°C to +125°C		
			Guaranteed Limits	7	
V <sub>IH</sub>	Minimum High	4.5	2.0	V	V <sub>OUT</sub> = 0.1V
	Input Voltage	5.5	2.0		or V <sub>CC</sub> -0.1V
V <sub>IL</sub>	Maximum Low	4.5	0.8	V	V <sub>OUT</sub> = 0.1V
	Input Voltage	5.5	0.8		or V <sub>CC</sub> -0.1V
V <sub>OH</sub>	Minimum High	4.5	3.15	V	I <sub>OUT</sub> = -50 μA
	Output Voltage	5.5	4.15		
		4.5	2.4	V	$V_{IN} = V_{IL} \text{ or } V_{IH}$
		5.5	2.4		I <sub>OH</sub> = -24 mA
V <sub>OL</sub>	Maximum Low	4.5	0.1	V	I <sub>OUT</sub> = 50 μA
	Output Voltage	5.5	0.1		
		4.5	0.55	V	$V_{IN} = V_{IL}$ or $V_{IH}$
		5.5	0.55		I <sub>OL</sub> = 48 mA
I <sub>IN</sub>	Maximum Input	5.5	±1.0	μA	V <sub>I</sub> = V <sub>CC</sub> , GND
	Leakage Current				
I <sub>IN</sub>	Maximum Input	5.5	3.7	μA	V <sub>I</sub> = V <sub>CC</sub>
TDI, TMS	Leakage		-385	μA	V <sub>I</sub> = GND
	Minimum Input	5.5	-160	μA	V <sub>I</sub> = GND
	Leakage				
I <sub>OLD</sub>	Minimum Dynamic	5.5	63	mA	V <sub>OLD</sub> = 0.8V Max
	(Note 2)	3.5			
I <sub>OHD</sub>	Output Current		-27	mA	V <sub>OHD</sub> = 2.0V Min
l <sub>oz</sub>	Maximum Output	5.5	±10.0	μA	$V_{I}$ (OE) = $V_{IL}$ , $V_{II}$
	Leakage Current				
los	Output Short	5.5	-100	mA	V <sub>O</sub> = 0V
	Circuit Current			(min)	
I <sub>cc</sub>	Maximum Quiescent	5.5	168	μA	V <sub>O</sub> = Open
	Supply Current				TDI, TMS = V <sub>CC</sub>
		5.5	930	μA	V <sub>O</sub> = Open
					TDI, TMS = GND

±70 mA

+175°C -65°C to +150°C

# DC Electrical Characteristics (Continued)

Symbol	Parameter	V <sub>CC</sub> Military		Units	Conditions
		(V)	T <sub>A</sub> = -55°C to +125°C		
			Guaranteed Limits		
I <sub>CCt</sub>	Maximum I <sub>CC</sub>	5.5	2.0	mA	$V_I = V_{CC} - 2.1V$
	Per Input	5.5	2.15		$V_I = V_{CC} - 2.1V$
				mA	TDI/TMS Pin,
					Test One with
					the Other Floating

Note 2: Maximum test duration 2.0 ms, one output loaded at a time.

Note 3: All outputs loaded: thresholds associated with output under test.

## **Noise Specifications**

Symbol	Parameter	V <sub>cc</sub>	Military	Units
		(V)	T <sub>A</sub> = -55°C to +125°C	
			Guaranteed Limits	
V <sub>OLP</sub>	Maximum High	5.0	0.8	V
	Output Noise			
	(Notes 4, 5)			
V <sub>OLV</sub>	Minimum Low	5.0	-0.8	V
	Output Noise			
	(Notes 4, 5)			

Note 4: Maximum number of outputs that can switch simultaneously is n. (n-1) outputs are switched LOW and one output held LOW.

Note 5: Maximum number of outputs that can switch simultaneously is n. (n-1) outputs are switched HIGH and one output held HIGH.

#### **AC Electrical Characteristics**

Normal Operation

Symbol	Parameter	V <sub>cc</sub> (V)	Mil	itary	Units
		( <b>V)</b> (Note 6)	T, -55°C to C, =		
		Min	Max		
t <sub>PLH</sub> ,	Propagation Delay	5.0	2.5	10.5	ns
t <sub>PHL</sub>	Data to Q		2.5	10.5	
t <sub>PLZ</sub> ,	Disable Time	5.0	1.5	11.2	ns
$t_{PHZ}$			1.5	11.2	
t <sub>PZL</sub> ,	Enable Time	5.0	2.0	14.0	ns
$t_{PZH}$			2.0	12.0	

Note 6: Voltage Range 5.0 is 5.0V  $\pm 0.5$ V.

Scan Test Symbol	Parameter	V <sub>CC</sub>	Mili	Units	
		(V) (Note 7)	T <sub>A</sub> =		
				o +125°C	
			Min	50 pF Max	
t <sub>PLH</sub> ,	Propagation Delay	5.0	3.5	15.8	ns
t <sub>PHL</sub>	TCK to TDO		3.5	15.8	
t <sub>Pl Z</sub> ,	Disable Time	5.0	2.5	13.2	ns
t <sub>PHZ</sub>	TCK to TDO		2.5	13.2	
t <sub>PZI</sub> ,	Enable Time	5.0	3.0	17.0	ns
t <sub>PZH</sub>	TCK to TDO		3.0	17.0	
t <sub>PLH</sub> ,	Propagation Delay		5.0	21.7	
t <sub>PHL</sub>	TCK to Data Out	5.0	5.0	21.7	ns
	During Update-DR State				
t <sub>PLH</sub> ,	Propagation Delay		5.0	21.2	
t <sub>PHL</sub>	TCK to Data Out	5.0	5.0	21.2	ns
FILE	During Update-IR State				
t <sub>PLH</sub> ,	Propagation Delay				
t <sub>PHI</sub>	TCK to Data Out	5.0	5.5	23.0	ns
FILE	During Test Logic		5.5	23.0	
	Reset State				
t <sub>PLZ</sub> ,	Propagation Delay		4.0	19.6	
t <sub>PHZ</sub>	TCK to Data Out	5.0	4.0	19.6	ns
1112	During Update-DR State				
t <sub>PLZ</sub> ,	Propagation Delay		5.0	22.4	
t <sub>PHZ</sub>	TCK to Data Out	5.0	5.0	22.4	ns
	During Update-IR State				
t <sub>PLZ</sub> ,	Propagation Delay				
t <sub>PHZ</sub>	TCK to Data Out	5.0	5.0	23.3	ns
	During Test Logic		5.0	23.3	
	Reset State				
t <sub>PZL</sub> ,	Propagation Delay		5.0	22.6	
t <sub>PZH</sub>	TCK to Data Out	5.0	5.0	22.6	ns
	During Update-DR State				
t <sub>PZL</sub> ,	Propagation Delay		6.5	26.2	
t <sub>PZH</sub>	TCK to Data Out	5.0	6.5	26.2	ns
	During Update-IR State				
t <sub>PZL</sub> ,	Propagation Delay				
t <sub>PZH</sub>	TCK to Data Out	5.0	7.0	27.4	ns
	During Test Logic		7.0	27.4	
	Reset State				

Note 7: Voltage Range 5.0 is 5.0V ±0.5V.

Note 8: All Propagation Delays involving TCK are measured from the falling edge of TCK.

www.national.com

# AC Operating Requirements Scan Test Operation

Symbol	Parameter	V <sub>cc</sub>	Military	Units
		(V) (Note 9)	T <sub>A</sub> = -55°C to +125°C	
		(,	C <sub>L</sub> = 50 pF	
			Guaranteed Minimum	
t <sub>s</sub>	Setup Time, H or L	5.0	3.0	ns
	Data to TCK (Note 10)			
t <sub>H</sub>	Hold Time, H or L	5.0	5.0	ns
	TCK to Data (Note 10)			
t <sub>S</sub>	Setup Time, H or L			
ļ	AOE <sub>n</sub> , BOE <sub>n</sub>	5.0	3.0	ns
ı	to TCK (Note 12)			
t <sub>H</sub>	Hold Time, H or L			
	TCK to $\overline{AOE}_n$ ,	5.0	4.5	ns
ļ	BOE <sub>n</sub> (Note 12)			
t <sub>s</sub>	Setup Time, H or L			+
	Internal AOE, BOE,	5.0	3.0	ns
ı	to TCK (Note 11)			
t <sub>H</sub>	Hold Time, H or L			
	TCK to Internal	5.0	3.0	ns
ļ	AOE, BOE (Note 11)			
t <sub>S</sub>	Setup Time, H or L	5.0	8.0	ns
,	TMS to TCK			
t <sub>H</sub>	Hold Time, H or L	5.0	2.0	ns
	TCK to TMS			
t <sub>s</sub>	Setup Time, H or L	5.0	4.0	ns
,	TDI to TCK			
t <sub>H</sub>	Hold Time, H or L	5.0	4.5	ns
	TCK to TDI			
t <sub>W</sub>	Pulse Width TCK	5.0		
,	н		12.0	ns
ı	L		5.0	
f <sub>max</sub>	Maximum TCK	5.0	25	MHz
max	Clock Frequency			
T <sub>PU</sub>	Wait Time, Power Up	5.0	100	ns
10	to TCK			
T <sub>DN</sub>	Power Down Delay	0.0	100	ms

Note 9: Voltage Range 5.0 is 5.0V ±0.5V.

All Input Timing Delays involving TCK are measured from the rising edge of TCK.

Note 10: This delay represents the timing relationship between the data input and TCK at the associated scan cells numbered 0-8, 9-17, 18-26 and 27-35.

Note 11: This delay represents the timing relationship between AOE/BOE and TCK for scan cells 36 and 39 only.


Note 12: Timing pertains to BSR 37, 38, 40 and 41 only.

## Capacitance

Symbol	Parameter	Max	Units	Conditions
C <sub>IN</sub>	Input Pin Capacitance	5.0	pF	V <sub>CC</sub> = 5.0V
C <sub>OUT</sub>	Output Pin Capacitance	15.0	pF	V <sub>CC</sub> = 5.0V
C <sub>PD</sub>	Power Dissipation	35.0	pF	V <sub>CC</sub> = 5.0V
	Capacitance			

www.national.com 12

#### Physical Dimensions inches (millimeters) unless otherwise noted



56-Lead Ceramic Flatpak (F) NS Package Number WA56A

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor

National Semiconductor Corporation Americas Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor

Europe
Fax: +49 (0) 1 80-530 85 86
E⊤mil: europe.support@nsc.con
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Custome Response Group Tel: 65-2544466 Fax: 65-2504466 Email: sea.support@nsc.com National Semiconductor Japan Ltd.
Tel: 81-3-5620-6175
Fax: 81-3-5620-6179

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications,