## LM2698

## SIMPLE SWITCHER ${ }^{\circledR}$ 1.35A Boost Regulator

General Description
The LM2698 is a general purpose PWM boost converter. The 1.9A, 18V, 0.2 hm internal switch enables the LM2698 to provide efficient power conversion to outputs ranging from 2.2 V to 17 V . It can operate with input voltages as low as 2.2 V and as high as 12 V . Current-mode architecture provides superior line and load regulation and simple frequency compensation over the device's 2.2 V to 12 V input voltage range. The LM2698 sets the standard in power density and is capable of supplying 12 V at 400 mA from a 5 V input. The LM2698 can also be used in flyback or SEPIC topologies.
The LM2698 SIMPLE SWITCHER® features a pin selectable switching frequency of either 600 kHz or 1.25 MHz . This promotes flexibility in component selection and filtering techniques. A shutdown pin is available to suspend the device and decrease the quiescent current to $5 \mu \mathrm{~A}$. An external compensation pin gives the user flexibility in setting frequency compensation, which makes possible the use of small, low ESR ceramic capacitors at the output. Switchers Made Simple ${ }^{\circledR}$ software is available to insure a quick, easy and guaranteed design. The LM2698 is available in a low profile 8-lead MSOP package.

## Typical Application Circuit

## Features

- $1.9 \mathrm{~A}, 0.2 \Omega$, internal switch (typical)
- Operating voltage as low as 2.2 V
- $600 \mathrm{kHz} / 1.25 \mathrm{MHz}$ adjustable frequency operation
- Switchers Made Simple ${ }^{\circledR}$ software
- 8-Lead MSOP package


## Applications

- 3.3 V to $5 \mathrm{~V}, 5 \mathrm{~V}$ to 12 V conversion
- Distributed Power
- Set-Top Boxes
- DSL Modems
- Diagnostic Medical Instrumentation
- Boost Converters
- Flyback Converters
- SEPIC Converters


C out: EMK325B5106K (TAIYO YUDEN)
L: DO3316-103 (COILCRAFT)
D: OMQ040N (MOTOROLA)

Connection Diagram


## Ordering Information

| Order Number | Package Type | NSC Package <br> Drawing | Supplied As | Package ID |
| :---: | :---: | :---: | :---: | :---: |
| LM2698MM-ADJ | MSOP-8 | MUA08A | 1000 Units, Tape and Reel | S22B |
| LM2698MMX-ADJ | MSOP-8 | MUA08A | 3500 Units, Tape and Reel | S22B |

## Pin Description

| Pin | Name | Function |
| :---: | :---: | :--- |
| 1 | $\mathrm{~V}_{\mathrm{C}}$ | Compensation network connection. Connected to the output of the voltage error amplifier. |
| 2 | FB | Output voltage feedback input. |
| 3 | SHDN | Shutdown control input, active low. |
| 4 | GND | Analog and power ground. |
| 5 | $\mathrm{~V}_{\text {SW }}$ | Power switch input. Switch connected between SW pin and GND pin. |
| 6 | $\mathrm{~V}_{\mathrm{IN}}$ | Analog power input. |
| 7 | FSLCT | Switching frequency select input. $\mathrm{V}_{\mathrm{IN}}=1.25 \mathrm{MHz}$. Ground $=600 \mathrm{kHz}$. |
| 8 | NC | Connect to ground. |

## Block Diagram



Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

| $\mathrm{V}_{\text {IN }}$ | $-0.3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 12 \mathrm{~V}$ |
| :--- | ---: |
| SW Voltage | $-0.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{SW}} \leq 18 \mathrm{~V}$ |
| FB Voltage | $-0.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{FB}} \leq 7 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{C}}$ Voltage | $0.965<\mathrm{V}_{\mathrm{C}}<1.565$ |
| SHDN Voltage |  |
| (Note 2) | $-0.3 \mathrm{~V} \leq \mathrm{V}_{\text {SHDN }} \leq 7 \mathrm{~V}$ |
| FSLCT | $-0.3 \mathrm{~V} \leq \mathrm{V}_{\text {FSLCT }} \leq 12 \mathrm{~V}$ |
| (Note 2) | $150^{\circ} \mathrm{C}$ |
| Maximum Junction |  |
| Temperature |  |
| Power Dissipation (Note 3) | Internally Limited |
| Lead Temperature | $300^{\circ} \mathrm{C}$ |

Vapor Phase (60 sec.)
$215^{\circ} \mathrm{C}$
Infrared (15 sec.)
ESD Susceptibility
(Note 4)
Human Body Model
(Note 5)
2kV
Machine Model
200V

## Operating Conditions

Operating Junction
Temperature Range
(Note 6)
$-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
2.2V to 12 V
$0 \leq \mathrm{V}_{\mathrm{SW}} \leq 17.5 \mathrm{~V}$

## Electrical Characteristics

Specifications in standard type face are for $T_{J}=25^{\circ} \mathrm{C}$ and those with boldface type apply over the full Operating Temperature Range ( $T_{J}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )Unless otherwise specified. $\mathrm{V}_{\mathrm{IN}}=2.2 \mathrm{~V}$ and $\mathrm{I}_{\mathrm{L}}=0 \mathrm{~A}$, unless otherwise specified.

| Symbol | Parameter | Conditions | $\begin{gathered} \hline \text { Min } \\ (\text { Note 6) } \\ \hline \end{gathered}$ | Typ <br> (Note 7) | $\begin{gathered} \hline \text { Max } \\ \text { (Note 6) } \\ \hline \end{gathered}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{Q}}$ | Quiescent Current | $\mathrm{FB}=0 \mathrm{~V}$ (Not Switching) |  | 1.3 | 2.0 | mA |
|  |  | $V_{\overline{S H D N}}=0 \mathrm{~V}$ |  | 5 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{FB}}$ | Feedback Voltage |  | 1.2285 | 1.26 | 1.2915 | V |
| $\mathrm{I}_{\mathrm{CL}}$ | Switch Current Limit | $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ (Note 8) | 1.35 | 1.9 | 2.4 | A |
| $\% \mathrm{~V}_{\mathrm{FB}} / \Delta \mathrm{V}_{\mathrm{IN}}$ | Feedback Voltage Line Regulation | $2.2 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 12.0 \mathrm{~V}$ |  | 0.013 | 0.1 | \%/V |
| $\mathrm{I}_{\mathrm{B}}$ | FB Pin Bias Current (Note 9) |  |  | 0.5 | 20 | nA |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage Range |  | 2.2 |  | 12 | V |
| $\mathrm{gm}_{\mathrm{m}}$ | Error Amp Transconductance | $\Delta \mathrm{l}=5 \mu \mathrm{~A}$ | 40 | 135 | 290 | $\mu \mathrm{mho}$ |
| $\mathrm{A}_{\mathrm{V}}$ | Error Amp Voltage Gain |  |  | 120 |  | V/V |
| $\mathrm{D}_{\text {MAX }}$ | Maximum Duty Cycle | FSLCT = Ground | 78 | 85 |  | \% |
| $\mathrm{D}_{\text {MIN }}$ | Minimum Duty Cycle | FSLCT = Ground |  | 15 |  | \% |
|  |  | FSLCT $=\mathrm{V}_{\text {IN }}$ |  | 30 |  |  |
| $\mathrm{f}_{\mathrm{s}}$ | Switching Frequency | FSLCT = Ground | 480 | 600 | 720 | kHz |
|  |  | FSLCT $=\mathrm{V}_{\text {IN }}$ | 1 | 1.25 | 1.5 | MHz |
| $\overline{\mathrm{SHDN}}$ | Shutdown Pin Current | $\mathrm{V}_{\text {SHDN }}=\mathrm{V}_{\text {IN }}$ |  | 0.01 | 0.1 | $\mu \mathrm{A}$ |
|  |  | $V^{\text {SHDN }}=0 \mathrm{~V}$ |  | -0.5 | -1 |  |
| $\mathrm{I}_{\mathrm{L}}$ | Switch Leakage Current | $\mathrm{V}_{\text {SW }}=18 \mathrm{~V}$ |  | 0.01 | 3 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ | Switch $\mathrm{R}_{\text {DS(ON) }}$ | $\mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}, \mathrm{I}_{\text {SW }}=1 \mathrm{~A}$ |  | 0.2 | 0.4 | $\Omega$ |
| TH ${ }_{\text {SHDN }}$ | $\overline{\text { SHDN }}$ Threshold Voltage | Output High |  | 0.6 | 0.9 | V |
|  |  | Output Low | 0.3 | 0.6 |  | V |
| UVP | On Threshold |  | 1.95 | 2.05 | 2.2 | V |
|  | Off Threshold |  | 1.85 | 1.95 | 2.1 | V |

## Electrical Characteristics

Specifications in standard type face are for $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ and those with boldface type apply over the full Operating Tempera-
ture Range ( $\mathrm{T}_{J}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) Unless otherwise specified. $\mathrm{V}_{I N}=2.2 \mathrm{~V}$ and $\mathrm{I}_{\mathrm{L}}=0 \mathrm{~A}$, unless otherwise specified.

| Symbol | Parameter | Conditions | Min <br> (Note 6) | Typ <br> (Note 7) | Max <br> (Note 6) | Units |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\theta_{\text {JA }}$ | Thermal Resistance | Junction to Ambient <br> (Note 10) |  | 235 |  | C/W |  |
|  | Junction to Ambient <br> (Note 11) |  | 225 |  |  |  |  |
|  | Junction to Ambient <br> (Note 12) |  | 220 |  |  |  |  |

Note 1: Absolute maximum ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions for which the device is intended to be functional, but device parameter specifications may not be guaranteed. For guaranteed specifications and test conditions, see the Electrical Characteristics.
Note 2: Shutdown and voltage frequency select should not exceed $\mathrm{V}_{\mathrm{IN}}$.
Note 3: The maximum allowable power dissipation is a function of the maximum junction temperature, $T_{J}(M A X)$, the junction-to-ambient thermal resistance, $\theta_{\mathrm{JA}}$, and the ambient temperature, $T_{A}$. See the Electrical Characteristics table for the thermal resistance of various layouts. The maximum allowable power dissipation at any ambient temperature is calculated using: $P_{D}(M A X)=\left(T_{J(M A X)}-T_{A}\right) / \theta_{J A}$. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown.
Note 4: The human body model is a 100 pF capacitor discharged through a $1.5 \mathrm{k} \Omega$ resistor into each pin. The machine model is a 200 pF capacitor discharged directly into each pin.
Note 5: ESD susceptibility using the human body model is 500 V for $\mathrm{V}_{\mathrm{C}}$.
Note 6: All limits guaranteed at room temperature (standard typeface) and at temperature extremes (bold typeface). All room temperature limits are $100 \%$ tested or guaranteed through statistical analysis. All limits at temperature extremes are guaranteed via correlation using standard Statistical Quality Control (SQC) methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).
Note 7: Typical numbers are at $25^{\circ} \mathrm{C}$ and represent the most likely norm.
Note 8: This is the switch current limit at $0 \%$ duty cycle. The switch current limit will change as a function of duty cycle. See Typical performance Characteristics section for $\mathrm{I}_{\mathrm{CL}}$ vs. $\mathrm{V}_{\text {IN }}$
Note 9: Bias current flows into FB pin.
Note 10: Junction to ambient thermal resistance (no external heat sink) for the MSO8 package with minimal trace widths ( 0.010 inches) from the pins to the circuit. See 'Scenario 'A" in the Power Dissipation section.
Note 11: Junction to ambient thermal resistance for the MSO8 package with minimal trace widths ( 0.010 inches) from the pins to the circuit and approximately 0.0191 sq. in. of copper heat sinking. See 'Scenario 'B' in the Power Dissipation section.

Note 12: Junction to ambient thermal resistance for the MSO8 package with minimal trace widths ( 0.010 inches) from the pins to the circuit and approximately 0.0465 sq. in. of copper heat sinking. See 'Scenario 'C' in the Power Dissipation section.

Note 13: Junction to ambient thermal resistance for the MSO8 package with minimal trace widths ( 0.010 inches) from the pins to the circuit and approximately 0.2523 sq. in. of copper heat sinking. See 'Scenario 'D' in the Power Dissipation section.

Note 14: Junction to ambient thermal resistance for the MSO8 package with minimal trace width ( 0.010 inches) from the pins to the circuit and approximately 0.0098 sq . in. of copper heat sinking on the top layer and 0.0760 sq . in. of copper heat sinking on the bottom layer, with three 0.020 in . vias connecting the planes. See 'Scenario 'E' in the Power Dissipation section.

Typical Performance Characteristics


20012667


20012618
$I_{q}$ vs. $V_{\text {IN }}(1.25 M H z$, non-switching)


20012622

$I_{q}$ vs $V_{\text {IN }}(600 \mathrm{kHz}$, switching $)$


20012619
$I_{q}$ vs $V_{I N}(1.25 \mathrm{MHz}$, switching)


Typical Performance Characteristics (Continued)


20012616

## Switching Frequency vs $\mathrm{V}_{\mathrm{IN}}$ ( $\mathbf{6 0 0 k H z )}$


$I_{C L}$ vs. Ambient Temperature
$\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=8 \mathrm{~V}$


2001264
$R_{\text {DS(ON) }}$ vs $V_{\text {IN }}$


20012621

## Switching Frequency vs $\mathrm{V}_{\text {IN }}$ ( $\mathbf{1 . 2 5 M H z )}$


$I_{\text {CL }}$ vs. $\mathrm{V}_{\text {IN }}$


## Operation

## Continuous Conduction Mode



FIGURE 1. Simplified Boost Converter Diagram (a) First Cycle of Operation (b) Second Cycle Of Operation

The LM2698 is a current-mode, PWM boost regulator. A boost regulator steps the input voltage up to a higher output voltage. In continuous conduction mode (when the inductor current never reaches zero at steady state), the boost regulator operates in two cycles
In the first cycle of operation, shown in Figure 1 (a), the transistor is closed and the diode is reverse biased. Energy is collected in the inductor and the load current is supplied by Cout.
The second cycle is shown in Figure 1 (b). During this cycle, the transistor is open and the diode is forward biased. The energy stored in the inductor is transferred to the load and output capacitor.
The ratio of these two cycles determines the output voltage.
The output voltage is defined as:

$$
V_{\text {OUT }}=\frac{V_{\text {IN }}}{1-D}
$$

where $D$ is the duty cycle of the switch.

## Inductor




FIGURE 2. (a) Inductor Current (b) Diode Current
The inductor is one of the two energy storage elements in a boost converter. Figure 2 shows how the inductor current varies during a switching cycle. The current through an inductor is quantified as:

## Operation

(Continued)

$$
\mathrm{V}_{\mathrm{L}}(\mathrm{t})=\mathrm{L} \frac{\mathrm{di}_{\mathrm{L}}(\mathrm{t})}{\mathrm{dt}}
$$

If $\mathrm{V}_{\mathrm{L}(\mathrm{t})}$ is constant, $\mathrm{di}_{\mathrm{L}} / \mathrm{dt}$ must be constant, thus the current in the inductor changes at a constant rate. This is the case in DC/DC converters since the voltages at the input and output can be approximated as a constant. The current through the inductor of the LM2698 boost converter is shown in Figure 2 (a). The important quantities in determining a proper inductance value are $\mathrm{I}_{\mathrm{L}(\mathrm{AVG})}$ (the average inductor current) and $\Delta \mathrm{i}_{\mathrm{L}}$ (the inductor current ripple). If $\Delta \mathrm{i}_{\mathrm{L}}$ is larger than $\mathrm{I}_{\mathrm{L}(\mathrm{AVG})}$, the inductor current will drop to zero for a portion of the cycle and the converter will operate in discontinuous conduction mode. If $\Delta \mathrm{i}_{\mathrm{L}}$ is smaller than $\mathrm{I}_{\mathrm{L}(\mathrm{AVG})}$, the inductor current will stay above zero and the converter will operate in continuous conduction mode (CCM). All the analysis in this datasheet assumes operation in continuous conduction mode. To operate in CCM:

$$
\begin{gathered}
\mathrm{I}_{\mathrm{L}(\mathrm{AVG})}>\Delta \mathrm{i}_{\mathrm{L}} \\
\frac{\mathrm{I}_{\mathrm{OUT}(\mathrm{AVG})}}{1-\mathrm{D}}>\frac{\mathrm{V}_{\mathrm{IN}} \times \mathrm{D}}{2 \times f_{\mathrm{S}} \times \mathrm{L}} \\
\mathrm{~L}>\frac{\mathrm{V}_{\mathrm{IN}} \times D \times(1-\mathrm{D})}{2 \times \mathrm{f}_{\mathrm{S}} \times \mathrm{I}_{\mathrm{OUT}(\mathrm{AVG})}}
\end{gathered}
$$

Choose the minimum $\mathrm{I}_{\text {OUt }}$ to determine the minimum L for CCM operation. A common choice is to set $\Delta \mathrm{i}_{\mathrm{L}}$ to $30 \%$ of $\mathrm{I}_{\mathrm{L}(\mathrm{AVG})}$.
The inductance value will also affect the stability of the converter. Because the LM2698 utilizes current mode control, the inductor value must be carefully chosen. See the COMPENSATION section for recommended inductance values.
Choosing an appropriate core size for the inductor involves calculating the average and peak currents expected through the inductor. In a boost converter,

$$
I_{\mathrm{LAVG})}=\frac{I_{\mathrm{OUT}(\mathrm{AVG})}}{1-\mathrm{D}}
$$

and
$I_{L(\text { Peak })}=I_{L(A V G)}+\Delta i_{L}$,
where

$$
\Delta \mathrm{i}_{\mathrm{L}}=\frac{\mathrm{DV} \mathrm{IN}_{\mathrm{N}}}{2 \mathrm{Lf}_{\mathrm{s}}}
$$

A core size with ratings higher than these values should be chosen. If the core is not properly rated, saturation will dramatically reduce overall efficiency.

## Current Limit

The current limit in the LM2698 is referenced to the peak switch current. The peak currents in the switch of a boost converter will always be higher than the average current supplied to the load. To determine the maximum average output current that the LM2698 can supply, use:

$$
\mathrm{I}_{\mathrm{OUT}(\mathrm{MAX})}=\left(\mathrm{I}_{\mathrm{CL}}-\Delta \mathrm{i}_{\mathrm{L}}\right)^{*}(1-\mathrm{D})=\left(\mathrm{I}_{\mathrm{CL}}-\Delta \mathrm{i}_{\mathrm{L}}\right)^{*} \mathrm{~V}_{\mathrm{IN}} / \mathrm{V}_{\mathrm{OUT}}
$$

Where $I_{C L}$ is the switch current limit (see Electrical Charateristics table and Typical Performance Curves). Hence, as $\mathrm{V}_{\text {IN }}$ increases, the maximum current that can be supplied to the load increases, as shown in Figure 3.


20012673
FIGURE 3. Maximum Output Current vs Input Voltage

## Diode

The diode in a boost converter such as the LM2698 acts as a switch to the output. During the first cycle, when the transistor is closed, the diode is reverse biased and current is blocked; the load current is supplied by the output capacitor. In the second cycle, the transistor is open and the diode is forward biased; the load current is supplied by the inductor.
Observation of the boost converter circuit shows that the average current through the diode is the average load current, and the peak current through the diode is the peak current through the inductor. The diode should be rated to handle more than its peak current. To improve efficiency, a low forward drop Schottky diode is recommended.

## Input Capacitor

Due to the presence of an inductor at the input of a boost converter, the input current waveform is continuous and triangular. The inductor ensures that the input capacitor sees fairly low ripple currents. However, as the inductor gets smaller, the input ripple increases. The rms current in the input capacitor is given by:

$$
\mathrm{I}_{\mathrm{CII}(R M S)}=\Delta \mathrm{i}_{\mathrm{L}} / \sqrt{3}=\frac{1}{2 \sqrt{3}}\left(\frac{\mathrm{~V}_{\text {in }} \mathrm{V}_{\mathrm{o}}-\mathrm{V}_{\text {in }}{ }^{2}}{\mathrm{f}_{\mathrm{s}} L \mathrm{~V}_{0}}\right)
$$

The input capacitor should be capable of handling the rms current. Although the input capacitor is not so critical in boost applications, a $10 \mu \mathrm{~F}$ or higher value, good quality capacitor prevents any impedance interactions with the input supply.
A $0.1 \mu \mathrm{~F}$ or $1 \mu \mathrm{~F}$ ceramic bypass capacitor is also recommended on the $\mathrm{V}_{\mathbb{I N}}$ pin (pin 6) of the IC. This capacitor must

## Operation

(Continued)
be connected very close to pin 6 to effectively filter high frequency noise. When operating at 1.25 MHz switching frequency, a minimum bypass capacitance of $0.22 \mu \mathrm{~F}$ is recommended.

## Output Capacitor

The output capacitor in a boost converter provides all the output current when the switch is closed and the inductor is charging. As a result, it sees very large ripple currents. The output capacitor should be capable of handling the maximum RMS current. The RMS current in the output capacitor is:

$$
I_{\mathrm{COUT}(\mathrm{RMS})}=\sqrt{(1-\mathrm{D})\left[\mathrm{I}_{\mathrm{OUT}}{ }^{2} \frac{\mathrm{D}}{(1-\mathrm{D})^{2}}+\frac{\Delta \mathrm{i}_{\mathrm{L}}^{2}}{3}\right]}
$$

where,

$$
\Delta \mathrm{i}_{\mathrm{L}}=\frac{\mathrm{DV} \mathrm{IN}_{\mathrm{N}}}{2 \mathrm{Lf}_{\mathrm{s}}}
$$

and

$$
\mathrm{D}=\left(\mathrm{V}_{\text {OUT }}-\mathrm{V}_{\text {IN }}\right) / \mathrm{V}_{\text {OUT }}
$$

The ESR and ESL of the output capacitor directly control the output ripple. Use capacitors with low ESR and ESL at the output for high efficiency and low ripple voltage. Surface mount tantalums, surface mount polymer electrolytic, and polymer tantalum, Sanyo OS-CON, or multi-layer ceramic capacitors are recommended at the output.

## Compensation

This section presents a step-by-step procedure to design the compensation network at pin $1\left(\mathrm{~V}_{\mathrm{c}}\right)$ of the LM2698. These design methods will produce a conservative and stable control loop.

(a)

20012654

There is a minimum inductance requirement in any current mode converter. This is a function of $\mathrm{V}_{\text {OUT }}$, duty cycle, and switching frequency, among other things. The graphs below plot the recommended inductance range vs. duty cycle for $\mathrm{V}_{\text {OUt }}=12 \mathrm{~V}$. The two lines represent the upper and lower bounds of the recommended inductance range. The simplified compensation procedure that follows assumes that the inductance never drops below the $Q=5$ line. Figure 4 plots the equation:

$$
\begin{equation*}
\mathrm{L}=\frac{\mathrm{V}_{\mathrm{OUT}} \times \mathrm{R}_{\mathrm{DSON}}}{\mathrm{Se}}\left(\frac{1}{\pi \mathrm{Q}}+\mathrm{D}-0.5\right) \tag{1}
\end{equation*}
$$

where,
$R_{\text {DSON }}=0.15$,
$\mathrm{Se}=0.072^{*} \mathrm{f}_{\mathrm{S}}$,
and $Q=0.5$ and 5
Use $Q=5$ to calculate the minimum inductance recommended for a stable design. Choosing an inductor between the $Q=0.5$ and $Q=5$ values provides a good tradeoff between size and stability. Note that as $\mathrm{V}_{\text {IN }}$ drops less than $5 \mathrm{~V}, \mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ increases, as shown in the Typical Performance Characteristics section ( $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ vs. $\mathrm{V}_{\mathrm{IN}}$ curve). The worst case $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ should be used when choosing the inductance. To view plots for different Vout, multiply the Y axis by a factor of $\mathrm{V}_{\text {OuT }} / 12$, or plot Equation (1) for the respective output voltage.

(b)

FIGURE 4. Minimum Inductance Requirements for (a) $f_{S}=600 \mathrm{kHz}$ and $(b) f_{S}=1.25 \mathrm{MHz}$

## Operation

(Continued)
The goal of the compensation network is to provide the best static and dynamic performance while insuring stability over line and load variations. The relationship of stability and
performance can be best analyzed by plotting the magnitude and phase of the open loop frequency response in the form of a bode plot. A typical bode plot of the LM2698 open loop frequency response is shown in Figure 5.


FIGURE 5. Bode plot of the LM2698 Frequency Response using the Typical Application Circuit

Poles are marked with an ' $X$ ', and zeros are marked with a ' $O$ '. The bolded ' $\mathbf{O}$ ' labeled ' $\mathrm{f}_{\mathrm{RHP}}$ ' is a right-half plane zero. Right half plane zeros act like normal zeros to the magnitude (+20dB/decade slope influence) and like poles to the phase ( $-90^{\circ}$ shift). Three curves are shown. The powerstage curve is the frequency response of the powerstage, which includes the switch, diode, inductor, output capacitor, and load. The compensator curve is the frequency response of the compensator, which is the error amp combined with the compensation network. T is the product of the powerstage and the compensator and is the complete open loop frequency response. The power stage response is fixed by line and load constraints, while the compensator is set by the external compensation network at pin 1. The compensator can be designed in a few simple steps as follows.

## Quick Compensator Design

Calculate:

$$
{ }^{\omega_{\mathrm{PI}(\mathrm{MAX})}} \approx \frac{1}{\mathrm{C}_{\mathrm{OUT}} \mathrm{R}_{\mathrm{LOAD}(\mathrm{MIN})}}(\mathrm{rad} / \mathrm{s})
$$

where,

$$
\mathrm{R}_{\mathrm{LOAD}(\mathrm{MIN})}=\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{I}_{\mathrm{OUT}(\mathrm{MAX})}}
$$

$$
\begin{gathered}
\omega_{\mathrm{RHP}(\mathrm{MIN})}=\frac{\mathrm{R}_{\mathrm{LOAD}(\mathrm{MIN})}\left(\frac{\mathrm{V}_{\mathrm{IN}(\mathrm{MIN})}}{\mathrm{V}_{\mathrm{OUT}}}\right)^{2}(\mathrm{rad} / \mathrm{s})}{\mathrm{L}} \\
\operatorname{Set} \omega_{\mathrm{P} 2}=2 \pi(40)(\mathrm{rad} / \mathrm{s}) \approx \frac{1}{\mathrm{C}_{\mathrm{C} 1} \mathrm{R}_{\mathrm{OUT}}}(\mathrm{rad} / \mathrm{s})
\end{gathered}
$$

where $\mathrm{R}_{\text {OUT }}=875 \mathrm{k} \Omega$
Choose $C_{C 1}=4.7 n F$

$$
\omega_{z 2}=10 \times \omega_{\mathrm{P} 1(\max )} \frac{\mathrm{A}_{\mathrm{DC}}{ }^{(1)}{ }^{\omega_{\mathrm{PHP} 2}}}{\mathrm{RHP}_{\mathrm{MI})}}=\frac{1}{\mathrm{C}_{\mathrm{C} 1} \mathrm{R}_{\mathrm{C}}}(\mathrm{rad} / \mathrm{s})
$$

Choose

$$
\mathrm{R}_{\mathrm{C}}=\frac{\omega_{\mathrm{RHP}(\mathrm{MiN})}}{10 \times \mathrm{A}_{\mathrm{DC}} \mathrm{C}_{\mathrm{C} 1}{ }^{\omega_{\mathrm{P} 1(\max )}{ }^{\left(\omega_{\mathrm{P} 2}\right.}}} \Omega
$$

Where,

Operation (Continued)

$$
\begin{gathered}
A_{D C}=\frac{118{ }^{*} R_{\text {LOAD(MIN })}}{R_{\text {DSON(MIN) }}} x \\
\frac{\left(1-D_{\text {MAX }}\right)}{\left(1-D_{\text {MAX }}\right)^{3} R_{\text {LOAD(MIN })}} \frac{2 \mathrm{Lf}_{S}}{}\left(1+\frac{0.144{ }^{*} f_{S} L}{V_{I N} R_{\text {DSON(MIN })}}\right)+1+\mathrm{D}_{\text {MAX }}
\end{gathered}
$$

If the output capacitor is of high ESR ( $0.1 \Omega$ or higher), it may be necessary to use $\mathrm{C}_{\mathrm{C} 2}$. A rule of thumb is that if $1 /\left(2 \pi C_{\text {OUT }} E S R\right)(H z)$ is lower than $f_{S} / 2(H z), C_{C 2}$ should be used. Choose $\mathrm{C}_{\mathrm{C} 2}$ such that:

$$
\left(\mathrm{R}_{\mathrm{C}}+\mathrm{R}_{\text {OUT }}\right)\left(\mathrm{C}_{\text {OUT }} E S R\right) /\left(\mathrm{R}_{\mathrm{C}} \mathrm{R}_{\text {OUT }}\right)(\mathrm{F})
$$

where $R_{\text {OUT }}=$ output impedance of the error amp ( $875 \mathrm{k} \Omega$ ).

## Improving Transient Response Time

The above compensator design provides a loop gain with high phase margin for a large stability margin. The transient response time of this loop is limited by the lower mid-frequency gain necessary to achieve a high phase margin. If it is desired to increase the transient response time, $\mathrm{C}_{\mathrm{C} 1}$ may be decreased. Decreasing $\mathrm{C}_{\mathrm{C} 1}$ by $2 \mathrm{x}, 4 \mathrm{x}$, and 6 x will yield increasingly shorter transient response times, how-
ever the loop phase margin will become progressively lower as $\mathrm{C}_{\mathrm{C} 1}$ is decreased. When optimizing the loop gain for transient response time, it is recommended to keep the phase margin above $40^{\circ}$.

## Operation

(Continued)
Additional Comments on the Open Loop Frequency Response
The procedure used here to pick the compensation network will provide a good starting point. In most cases, these values will be sufficient for a stable design. It is always recommended to check the design in a real test setup. This is easy to do with the aid of a dynamic load. Set the high and low load values to your system requirements and switch between the two at about 1 kHz . View the output voltage with an oscilloscope using AC coupling, and zoom in enough to see the waveform react to the load change. Use the follow-
ing table to determine if your design is stable. Remember to use worst case conditions ( $\mathrm{V}_{\text {IN(MIN) }}$, $\mathrm{R}_{\text {OUT(MIN) }}$, $\mathrm{R}_{\text {OUT(MAX) }}$ ).

| Response | Conclusion | What to <br> Change |
| :--- | :--- | :--- |
| Underdamped, <br> weak attenuation | Nearing instability | Make $\mathrm{C}_{\mathrm{C} 1}$ <br> larger |
| Underdamped, <br> strong attenuation | Stable | Nothing |
| Critically damped | Stable | Nothing |
| Overdamped | Stable | Nothing |

## Application Information



FIGURE 6. 3.3V to 10V Boost Converter

### 1.25MHz Boost Converter

Figure 6 shows the LM2698 boosting 3.3 V to 10 V at 300 mA . As discussed in the COMPENSATION section, the $R_{\text {DS(ON) }}$ of the internal FET in the LM2698 raises as the input voltage drops below 5V (see Typical Performance Characteristics). The minimum input voltage for this application is 2.5 V , at which point the $R_{D S(O N)}$ is approximately $200 \mathrm{~m} \Omega$. Substitut-
ing these values in for Equation (1), it is found that either a $10 \mu \mathrm{H}(1.25 \mathrm{MHz}$ operation) or a $22 \mu \mathrm{H}(600 \mathrm{kHz}$ operation) is necessary for a stable design. The circuit is operated at 1.25 MHz to allow for a smaller inductance. From the Compensator Design equations, $\mathrm{R}_{\mathrm{C}}$ is calculated to be $18.6 \mathrm{k} \Omega$, and a $20 \mathrm{k} \Omega$ resistor is used.


20012631
FIGURE 7. 3.3V SEPIC Converter

### 3.3V SEPIC

The LM2698 can be used to implement a SEPIC technology. The advantages of the SEPIC topology are that it can step up or step down an input voltage, and it has low input current ripple.
The conversion ratio for the SEPIC is :

$$
\frac{V_{\text {OUT }}}{V_{\text {IN }}}=\frac{D}{D^{\prime}}
$$

where

$$
D^{\prime}=1-D
$$

Solving for D yeilds:

$$
\mathrm{D}=\frac{1}{1+\mathrm{V}_{\text {IN }} / V_{\mathrm{OUT}}}
$$

To avoid subharmonic oscillations, it is recommended that inductors L1 and L2 be the same inductance. Currents conducted by the inductors are:
$\mathrm{I}_{1}=\mathrm{I}_{\text {OUT }}\left(\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {IN }}\right)$
$\Delta \mathrm{i}_{1}=\mathrm{V}_{\mathrm{IN}} \mathrm{D} /(2 * \mathrm{~L} 1 * \mathrm{fs})$
$\mathrm{I}_{2}=\mathrm{I}_{\mathrm{OUT}}$
$\Delta i_{1}=V_{I N} \mathrm{D} /\left(2 * \mathrm{~L} 2^{*} \mathrm{fs}\right)$
The switch sees a maximum current of $I_{1}+I_{2}+\Delta i_{1}+\Delta i_{2}$. If $\mathrm{L} 1=\mathrm{L} 2=\mathrm{L}$, the maximum switch current is given by:

$$
\mathrm{I}_{\text {OUT }}\left(1+\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {IN }}\right)+\mathrm{V}_{\text {IN }} \mathrm{D} /\left(\mathrm{L}^{*} \mathrm{fs}\right)
$$

The maximum load current is limited by this relationship to the switch current.
The polarity of $\mathrm{C}_{\text {SEPIC }}$ will change between each cycle, so a ceramic capacitor should be used here. A high quality, low ESR capacitor will directly improve efficiency because all the load current passes through $\mathrm{C}_{\text {SEPIC }}$.
$\mathrm{C}_{\text {IN }}$ should be chosen using the same relationship as in the boost converter (see the $\mathrm{C}_{\mathrm{IN}}$ section). $\mathrm{C}_{\mathrm{IN}}$ must be able to provide the necessary RMS current.

## Application Information

FIGURE 8. Level-Shifted SEPIC Converter

## Level-Shifted SEPIC

The circuit shown in Figure 8 is similar to the SEPIC shown in Figure 7, except that it is level shifted to provide a negative output voltage. This is achieved by connecting the ground of the LM2698 to the output. The circuit analysis for the level-shifted SEPIC is the same as the SEPIC. The voltage at the input of the LM2698 will need to be clamped if the absolute value of the output voltage plus the input voltage exceeds 12 V , the absolute maximum rating for the $\mathrm{V}_{\text {IN }}$ pin. The simplest way to do this is with a zener diode, as shown in Figure 8. Likewise, if the FSLCT pin is pulled high to operate at 1.25 MHz , its voltage must not exceed 12 V . To prevent any high frequency noise from entering the LM2698's internal circuitry, a high frequency bypass capacitor must be placed as close to pin 6 as possible. A good choice for this capacitor is a $0.1 \mu \mathrm{~F}$ ceramic capacitor.

## Power Dissipation

The output power of the LM2698 is limited by its maximum power dissipation. The maximum power dissipation is determined by the formula

$$
P_{D}=\left(T_{j \max }-T_{A}\right) / \theta_{J A}
$$

where $T_{\text {jmax }}$ is the maximum specified junction temperature $\left(125^{\circ} \mathrm{C}\right), \mathrm{T}_{\mathrm{A}}$ is the ambient temperature, and $\theta_{\mathrm{JA}}$ is the thermal resistance of the package. $\theta_{J A}$ is dependant on the layout of the board as shown below.


SCENARIO 'A'
20012611


SCENARIO 'B' (0.0191 sq. in. Copper)

20012612

Application Information (Continued)


20012613


20012614

## Physical Dimensions inches (millimeters)

unless otherwise noted


## 8-Lead Plastic MSOP NS Package Number MUA08A

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

| National Semiconductor Corporation Email: sup ail: support@nsc.com |  |  | National Semiconductor Japan Ltd. <br> Tel: 81-3-5639-7560 Fax: 81-3-5639-7507 <br> Fax: 81-3-5639-7507 |
| :---: | :---: | :---: | :---: |

[^0]
[^0]:    National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

