

LM2622

600kHz/1.3MHz Step-up PWM DC/DC Converter

General Description

The LM2622 is a step-up DC/DC converter with a $1.6A, 0.2\Omega$ internal switch and pin selectable operating frequency. With the ability to convert 3.3V to multiple outputs of 8V, -8V, and 23V, the LM2622 is an ideal part for biasing TFT displays. The LM2622 can be operated at switching frequencies of 600kHz and 1.3MHz allowing for easy filtering and low noise. An external compensation pin gives the user flexibility in setting frequency compensation, which makes possible the use of small, low ESR ceramic capacitors at the output. The LM2622 is available in a low profile 8-lead MSOP package.

- 600kHz/1.3MHz pin selectable frequency operation
- Over temperature protection
- 8-Lead MSOP package


Applications

- TFT Bias Supplies
- Handheld Devices
- Portable Applications
- GSM/CDMA Phones
- Digital Cameras

Features


- 1.6A, 0.2Ω, internal switch
- Operating voltage as low as 2.0V

Typical Application Circuit



600 kHz Operation

Connection Diagram




8-Lead Plastic MSOP NS Package Number MUA08A

Ordering Information

| Order Number | Package Type | NSC Package Drawing | Supplied As | Package ID |
|---------------|--------------|------------------------|------------------------------|------------|
| LM2622MM-ADJ | MSOP-8 | MUA08A | 1000 Units, Tape and Reel | S18B |
| LM2622MMX-ADJ | MSOP-8 | MUA08A | 3500 Units, Tape and Reel | S18B |

Pin Description

| Pin | Name | Function |
|-----|-----------------|------------------------------------------------------------------------------------------|
| 1 | V _C | Compensation network connection. Connected to the output of the voltage error amplifier. |
| 2 | FB | Output voltage feedback input. |
| 3 | SHDN | Shutdown control input, active low. |
| 4 | GND | Analog and power ground. |
| 5 | SW | Power switch input. Switch connected between SW pin and GND pin. |
| 6 | V _{IN} | Analog power input. |
| 7 | FSLCT | Switching frequency select input. $V_{IN} = 1.3MHz$. Ground = 600kHz. |
| 8 | NC | Connect to ground. |



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

| V_{IN} | 12V |
|------------------------|-------|
| SW Voltage | 18V |
| FB Voltage | 7V |
| V _C Voltage | 7V |
| SHDN Voltage | 7V |
| FSLCT | 12V |
| Maximum Junction | 150°C |

Temperature

Power Dissipation(Note 2) Internally Limited

Lead Temperature 300°C

Vapor Phase (60 sec.) 215°C Infrared (15 sec.) 220°C ESD Susceptibility (Note 3)
Human Body Model 2kV

200V

Operating Conditions

Operating Junction

Machine Model

Temperature Range (Note 4) -40° C to $+125^{\circ}$ C Storage Temperature -65° C to $+150^{\circ}$ C Supply Voltage 2V to 12V

Electrical Characteristics

Specifications in standard type face are for T_J = 25°C and those with **boldface type** apply over the full **Operating Temperature Range** (T_J = -40°C to +125°C)Unless otherwise specified. V_{IN} =2.0V and I_L = 0A, unless otherwise specified.

| Symbol | Parameter | Conditions | Min (Note 4) | Typ (Note 5) | Max (Note 4) | Units |
|--------------------------------|-------------------------------------|---------------------------------|-----------------|-----------------|-----------------|-------|
| $\overline{I_Q}$ | Quiescent Current | FB = 0V (Not Switching) | · · · · · · | 1.3 | 2.0 | mA |
| | | $V_{SHDN} = 0V$ | | 5 | 10 | μΑ |
| V_{FB} | Feedback Voltage | | 1.2285 | 1.26 | 1.2915 | V |
| I _{CL} (Note 6) | Switch Current Limit | V _{IN} = 2.7V (Note 7) | 1.0 | 1.65 | 2.3 | А |
| $\Delta V_{O}/\Delta I_{LOAD}$ | Load Regulation | V _{IN} = 3.3V | | 6.7 | | mV/A |
| $\%V_{FB}/\Delta V_{IN}$ | Feedback Voltage Line Regulation | $2.0V \le V_{IN} \le 12.0V$ | | 0.013 | 0.1 | %/V |
| I _B | FB Pin Bias Current (Note 8) | | | 0.5 | 20 | nA |
| V _{IN} | Input Voltage Range | | 2 | | 12 | V |
| g _m | Error Amp Transconductance | $\Delta I = 5\mu A$ | 40 | 135 | 290 | μmho |
| A _V | Error Amp Voltage Gain | | | 135 | | V/V |
| D _{MAX} | Maximum Duty Cycle | | 78 | 85 | | % |
| f _S | Switching Frequency | FSLCT = Ground | 480 | 600 | 720 | kHz |
| | | FSLCT = V _{IN} | 1 | 1.25 | 1.5 | MHz |
| I _{SHDN} | Shutdown Pin Current | $V_{\overline{SHDN}} = V_{IN}$ | | 0.01 | 0.1 | μΑ |
| | | $V_{SHDN} = 0V$ | | -0.5 | -1 | |
| IL | Switch Leakage Current | V _{SW} = 18V | | 0.01 | 3 | μΑ |
| R _{DSON} | Switch R _{DSON} | $V_{IN} = 2.7V, I_{SW} = 1A$ | | 0.2 | 0.4 | Ω |
| Th _{SHDN} | SHDN Threshold | Output High | 0.9 | 0.6 | | V |
| | | Output Low | | 0.6 | 0.3 | V |
| UVP | On Threshold | | 1.8 | 1.92 | 2.0 | V |
| | Off Threshold | | 1.7 | 1.82 | 1.9 | V |
| θ_{JA} | Thermal Resistance | Junction to Ambient(Note 9) | | 235 | | °C/W |
| | | Junction to Ambient(Note 10) | | 225 | | |
| | | Junction to Ambient(Note 11) | | 220 | | |
| | | Junction to Ambient(Note 12) | | 200 | | |
| | | Junction to Ambient(Note 13) | | 195 | | |

Note 1: Absolute maximum ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions for which the device is intended to be functional, but device parameter specifications may not be guaranteed. For guaranteed specifications and test conditions, see the Electrical Characteristics.

Note 2: The maximum allowable power dissipation is a function of the maximum junction temperature, $T_J(MAX)$, the junction-to-ambient thermal resistance, θ_{JA} , and the ambient temperature, T_A . See the Electrical Characteristics table for the thermal resistance of various layouts. The maximum allowable power dissipation at any ambient temperature is calculated using: P_D (MAX) = $(T_{J(MAX)} - T_A)/\theta_{JA}$. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown.

Electrical Characteristics (Continued)

Note 3: The human body model is a 100 pF capacitor discharged through a $1.5k\Omega$ resistor into each pin. The machine model is a 200pF capacitor discharged directly into each pin.

Note 4: All limits guaranteed at room temperature (standard typeface) and at temperature extremes (bold typeface). All room temperature limits are 100% production tested. All limits at temperature extremes are guaranteed via correlation using standard Statistical Quality Control (SQC) methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).

Note 5: Typical numbers are at 25°C and represent the most likely norm.

Note 6: Duty cycle affects current limit due to ramp generator.

Note 7: Current limit at 0% duty cycle. See TYPICAL PERFORMANCE section for Switch Current Limit vs. V_{IN}

Note 8: Bias current flows into FB pin.

Note 9: Junction to ambient thermal resistance (no external heat sink) for the MSO8 package with minimal trace widths (0.010 inches) from the pins to the circuit. See 'Scenario 'A" in the Power Dissipation section.


Note 10: Junction to ambient thermal resistance for the MSO8 package with minimal trace widths (0.010 inches) from the pins to the circuit and approximately 0.0191 sq. in. of copper heat sinking. See 'Scenario 'B" in the Power Dissipation section.


Note 11: Junction to ambient thermal resistance for the MSO8 package with minimal trace widths (0.010 inches) from the pins to the circuit and approximately 0.0465 sq. in. of copper heat sinking. See 'Scenario 'C" in the Power Dissipation section.

Note 12: Junction to ambient thermal resistance for the MSO8 package with minimal trace widths (0.010 inches) from the pins to the circuit and approximately 0.2523 sq. in. of copper heat sinking. See 'Scenario 'D'' in the Power Dissipation section.


Note 13: Junction to ambient thermal resistance for the MSO8 package with minimal trace widths (0.010 inches) from the pins to the circuit and approximately 0.0098 sq. in. of copper heat sinking on the top layer and 0.0760 sq. in. of copper heat sinking on the bottom layer, with three 0.020 in. vias connecting the planes. See 'Scenario'E" in the Power Dissipation section.

Typical Performance Characteristics







Efficiency vs. Load Current (V_{OUT} = 8V, f_S = 1.3 MHz)




Switch Current Limit vs. Temperature $(V_{IN} = 3.3V, V_{OUT} = 8V)$





Switch Current Limit vs. V_{IN}





Typical Performance Characteristics (Continued)

















Typical Performance Characteristics (Continued)








 $50 \, \overline{\mu \text{s/DIV}}$

10127316



Test circuit is shown in Figure 4.

Test circuit is shown in Figure 5

Operation




FIGURE 1. Simplified Boost Converter Diagram
(a) First Cycle of Operation (b) Second Cycle Of Operation

Continuous Conduction Mode

The LM2622 is a current-mode, PWM boost regulator. A boost regulator steps the input voltage up to a higher output voltage. In continuous conduction mode (when the inductor current never reaches zero at steady state), the boost regulator operates in two cycles.

In the first cycle of operation, shown in Figure 1 (a), the transistor is closed and the diode is reverse biased. Energy is collected in the inductor and the load current is supplied by \mathbf{C}_{OUT} .

The second cycle is shown in *Figure 1* (b). During this cycle, the transistor is open and the diode is forward biased. The energy stored in the inductor is transferred to the load and output capacitor.

The ratio of these two cycles determines the output voltage. The output voltage is defined approximately as:

$$V_{OUT} = \frac{V_{IN}}{1-D}, D' = (1-D) = \frac{V_{IN}}{V_{OUT}}$$

where D is the duty cycle of the switch, D and D' will be required for design calculations.

Setting the Output Voltage

The output voltage is set using the feedback pin and a resistor divider connected to the output as shown in the typical operating circuit. The feedback pin voltage is 1.26V, so the ratio of the feedback resistors sets the output voltage according to the following equation:

$$R_{FB1} = R_{FB2} \times \frac{V_{OUT} - 1.26}{1.26} \Omega$$

Introduction to Compensation




FIGURE 2. (a) Inductor current. (b) Diode current.

Operation (Continued)

The LM2622 is a current mode PWM boost converter. The signal flow of this control scheme has two feedback loops, one that senses switch current and one that senses output voltage.

To keep a current programmed control converter stable above duty cycles of 50%, the inductor must meet certain criteria. The inductor, along with input and output voltage, will determine the slope of the current through the inductor (see Figure 2 (a)). If the slope of the inductor current is too great, the circuit will be unstable above duty cycles of 50%. A $10\mu H$ inductor is recommended for most 600 kHz applications, while a $4.7\mu H$ inductor may be used for most 1.25 MHz applications. If the duty cycle is approaching the maximum of 85%, it may be necessary to increase the inductance by as much as 2X. See Inductor and Diode Selection for more detailed inductor sizing.

The LM2622 provides a compensation pin (V_C) to customize the voltage loop feedback. It is recommended that a series combination of R_C and C_C be used for the compensation network, as shown in the typical application circuit. For any given application, there exists a unique combination of R_C and C_C that will optimize the performance of the LM2622 circuit in terms of its transient response. The series combination of R_C and C_C introduces a pole-zero pair according to the following equations:

$$f_{ZC} = \frac{1}{2\pi R_C C_C} Hz$$

$$f_{PC} = \frac{1}{2\pi(R_C + R_O)C_C} Hz$$

where R_O is the output impedance of the error amplifier, approximately $1 \text{Meg}\Omega.$ For most applications, performance can be optimized by choosing values within the range $5 \text{k}\Omega \leq R_C \leq 20 \text{k}\Omega$ (R_C can be up to $200 \text{k}\Omega$ if C_{C2} is used, see High Output Capacitor ESR Compensation) and $680 \text{pF} \leq C_C \leq 4.7 \text{nF}.$ Refer to the Applications Information section for recommended values for specific circuits and conditions. Refer to the Compensation section for other design requirement.

Compensation

This section will present a general design procedure to help insure a stable and operational circuit. The designs in this datasheet are optimized for particular requirements. If different conversions are required, some of the components may need to be changed to ensure stability. Below is a set of general guidelines in designing a stable circuit for continuous conduction operation (loads greater than approximately 75mA), in most all cases this will provide for stability during discontinuous operation as well. The power components and their effects will be determined first, then the compensation components will be chosen to produce stability.

Inductor and Diode Selection

Although the inductor sizes mentioned earlier are fine for most applications, a more exact value can be calculated. To ensure stability at duty cycles above 50%, the inductor must have some minimum value determined by the minimum input voltage and the maximum output voltage. This equation is:

$$L > \frac{V_{IN}R_{DSON}}{0.144 \text{ fs}} \left[\frac{\left(\frac{D}{D'}\right)^2 - 1}{\left(\frac{D}{D'}\right) + 1} \right] (\text{in H})$$

where fs is the switching frequency, D is the duty cycle, and $R_{\rm DSON}$ is the ON resistance of the internal switch taken from the graph ' $R_{\rm DSON}$ vs. $V_{\rm IN}$ ' in the *Typical Performance Characteristics* section. This equation is only good for duty cycles greater than 50% (D>0.5), for duty cycles less than 50% the recommended values may be used. The corresponding inductor current ripple as shown in *Figure 2* (a) is given by:

$$\Delta i_L = \frac{V_{IN}D}{2Lfs}$$
 (in Amps)

The inductor ripple current is important for a few reasons. One reason is because the peak switch current will be the average inductor current (input current or I_{LOAD}/D') plus $\Delta i_L.$ As a side note, discontinuous operation occurs when the inductor current falls to zero during a switching cycle, or Δi_L is greater than the average inductor current. Therefore, continuous conduction mode occurs when Δi_L is less than the average inductor current. Care must be taken to make sure that the switch will not reach its current limit during normal operation. The inductor must also be sized accordingly. It should have a saturation current rating higher than the peak inductor current expected. The output voltage ripple is also affected by the total ripple current.

The output diode for a boost regulator must be chosen correctly depending on the output voltage and the output current. The typical current waveform for the diode in continuous conduction mode is shown in *Figure 2* (b). The diode must be rated for a reverse voltage equal to or greater than the output voltage used. The average current rating must be greater than the maximum load current expected, and the peak current rating must be greater than the peak inductor current. During short circuit testing, or if short circuit conditions are possible in the application, the diode current rating must exceed the switch current limit. Using Schottky diodes with lower forward voltage drop will decrease power dissipation and increase efficiency.

DC Gain and Open-loop Gain

Since the control stage of the converter forms a complete feedback loop with the power components, it forms a closed-loop system that must be stabilized to avoid positive feedback and instability. A value for open-loop DC gain will be required, from which you can calculate, or place, poles and zeros to determine the crossover frequency and the phase margin. A high phase margin (greater than 45°) is desired for the best stability and transient response. For the purpose of stabilizing the LM2622, choosing a crossover point well below where the right half plane zero is located will ensure sufficient phase margin. A discussion of the right half plane zero and checking the crossover using the DC gain will follow.

Input and Output Capacitor Selection

The switching action of a boost regulator causes a triangular voltage waveform at the input. A capacitor is required to reduce the input ripple and noise for proper operation of the regulator. The size used is dependant on the application and board layout. If the regulator will be loaded uniformly, with

Operation (Continued)

very little load changes, and at lower current outputs, the input capacitor size can often be reduced. The size can also be reduced if the input of the regulator is very close to the source output. The size will generally need to be larger for applications where the regulator is supplying nearly the maximum rated output or if large load steps are expected. A minimum value of $10\mu F$ should be used for the less stressful condtions while a $22\mu F$ to $47\mu F$ capacitor may be required for higher power and dynamic loads. Larger values and/or lower ESR may be needed if the application requires very low ripple on the input source voltage.

The choice of output capacitors is also somewhat arbitrary and depends on the design requirements for output voltage ripple. It is recommended that low ESR (Equivalent Series Resistance, denoted $R_{\rm ESR}$) capacitors be used such as ceramic, polymer electrolytic, or low ESR tantalum. Higher ESR capacitors may be used but will require more compensation which will be explained later on in the section. The ESR is also important because it determines the peak to peak output voltage ripple according to the approximate equation:

$$\Delta V_{OUT} \approx 2\Delta i_L R_{ESR}$$
 (in Volts)

A minimum value of $10\mu F$ is recommended and may be increased to a larger value. After choosing the output capacitor you can determine a pole-zero pair introduced into the control loop by the following equations:

$$f_{P1} = \frac{1}{2\pi(R_{ESR} + R_1)C_{OUT}}$$
 (in Hz)

$$f_{Z1} = \frac{1}{2\pi R_{ESR} C_{OUT}} \text{ (in Hz)}$$

Where R_L is the minimum load resistance corresponding to the maximum load current. The zero created by the ESR of the output capacitor is generally very high frequency if the ESR is small. If low ESR capacitors are used it can be neglected. If higher ESR capacitors are used see the *High Output Capacitor ESR Compensation* section.

Right Half Plane Zero

A current mode control boost regulator has an inherent right half plane zero (RHP zero). This zero has the effect of a zero in the gain plot, causing an imposed +20dB/decade on the rolloff, but has the effect of a pole in the phase, subtracting another 90° in the phase plot. This can cause undesirable effects if the control loop is influenced by this zero. To ensure the RHP zero does not cause instability issues, the control loop should be designed to have a bandwidth of less than ½ the frequency of the RHP zero. This zero occurs at a frequency of:

$$\mathsf{RHPzero} = \frac{\mathsf{V}_{\mathsf{OUT}}(\mathsf{D}')^2}{2\pi \mathsf{I}_{\mathsf{LOAD}}\mathsf{L}} \, (\mathsf{in} \; \mathsf{Hz})$$

where I_{LOAD} is the maximum load current.

Selecting the Compensation Components

The first step in selecting the compensation components R_C and C_C is to set a dominant low frequency pole in the control loop. Simply choose values for R_C and C_C within the ranges

given in the *Introduction to Compensation* section to set this pole in the area of 10Hz to 500Hz. The frequency of the pole created is determined by the equation:

$$f_{PC} = \frac{1}{2\pi(R_{C} + R_{O})C_{C}}$$
 (in Hz)

where R_O is the output impedance of the error amplifier, approximately $1 \text{Meg}\Omega.$ Since R_C is generally much less than R_O , it does not have much effect on the above equation and can be neglected until a value is chosen to set the zero $f_{ZC}.$ is created to cancel out the pole created by the output capacitor, $f_{P1}.$ The output capacitor pole will shift with different load currents as shown by the equation, so setting the zero is not exact. Determine the range of f_{P1} over the expected loads and then set the zero f_{ZC} to a point approximately in the middle. The frequency of this zero is determined by:

$$f_{ZC} = \frac{1}{2\pi C_C R_C} \text{ (in Hz)}$$

Now R_C can be chosen with the selected value for C_C . Check to make sure that the pole f_{PC} is still in the 10Hz to 500Hz range, change each value slightly if needed to ensure both component values are in the recommended range. After checking the design at the end of this section, these values can be changed a little more to optimize performance if desired. This is best done in the lab on a bench, checking the load step response with different values until the ringing and overshoot on the output voltage at the edge of the load steps is minimal. This should produce a stable, high performance circuit. For improved transient response, higher values of R_C should be chosen. This will improve the overall bandwidth which makes the regulator respond more quickly to transients. If more detail is required, or the most optimal performance is desired, refer to a more in depth discussion of compensating current mode DC/DC switching regulators.

High Output Capacitor ESR Compensation

When using an output capacitor with a high ESR value, or just to improve the overall phase margin of the control loop, another pole may be introduced to cancel the zero created by the ESR. This is accomplished by adding another capacitor, $C_{\rm C2}$, directly from the compensation pin $V_{\rm C}$ to ground, in parallel with the series combination of $R_{\rm C}$ and $C_{\rm C}$. The pole should be placed at the same frequency as $f_{\rm Z1}$, the ESR zero. The equation for this pole follows:

$$f_{PC2} = \frac{1}{2\pi C_{C2}(R_C /\!/ R_O)}$$
 (in Hz)

To ensure this equation is valid, and that C_{C2} can be used without negatively impacting the effects of R_{C} and C_{C} , f_{PC2} must be greater than $10f_{ZC}$.

Checking the Design

The final step is to check the design. This is to ensure a bandwidth of ½ or less of the frequency of the RHP zero. This is done by calculating the open-loop DC gain, A_{DC}. After this value is known, you can calculate the crossover visually by placing a -20dB/decade slope at each pole, and a +20dB/decade slope for each zero. The point at which the gain plot crosses unity gain, or 0dB, is the crossover frequency. If the crossover frequency is less than ½ the RHP zero, the phase margin should be high enough for stability.

Operation (Continued)

The phase margin can also be improved by adding $C_{\rm C2}$ as discussed earlier in the section. The equation for $A_{\rm DC}$ is given below with additional equations required for the calculation:

$$A_{DC(DB)} = 20log_{10} \left(\left(\frac{R_{FB2}}{R_{FB1} + R_{FB2}} \right) \frac{g_m R_0 D'}{R_{DSON}} \{ [(\omega \, cLeff) / \! / \, R_L] / / R_L \} \right) (in \, dB)$$

$$\omega c \cong \frac{2fs}{nD'}$$
 (in rad/s)

Leff =
$$\frac{L}{(D')^2}$$

$$n = 1 + \frac{2mc}{m1} \text{ (no unit)}$$

$$mc \approx 0.072 fs (in V/s)$$


$$m1 \cong \frac{V_{IN}R_{DSON}}{L} \ (in \ V/s)$$

where R_L is the minimum load resistance, V_{IN} is the maximum input voltage, g_m is the error amplifier transconductance found in the $\it Electrical$ $\it Characteristics$ table, and R_{D^-SON} is the value chosen from the graph $'R_{DSON}$ vs. V_{IN} ' in the $\it Typical$ $\it Performance$ $\it Characteristics$ section.

Layout Considerations

The input bypass capacitor C_{IN}, as shown in the typical operating circuit, must be placed close to the IC. This will reduce copper trace resistance which effects input voltage ripple of the IC. For additional input voltage filtering, a 100nF bypass capacitor can be placed in parallel with $C_{\mbox{\scriptsize IN}}$, close to the V_{IN} pin, to shunt any high frequency noise to ground. The output capacitor, C_{OUT} , should also be placed close to the IC. Any copper trace connections for the C_{OUT} capacitor can increase the series resistance, which directly effects output voltage ripple. The feedback network, resistors R_{FB1} and R_{FB2}, should be kept close to the FB pin, and away from the inductor, to minimize copper trace connections that can inject noise into the system. Trace connections made to the inductor and schottky diode should be minimized to reduce power dissipation and increase overall efficiency. For more detail on switching power supply layout considerations see Application Note AN-1149: Layout Guidelines for Switching Power Supplies.

Application Information



 $^{^{\}star}$ C $_{\rm FB2}$ is necessary at 1.3 MHz operation (see Table 1)

10127308

FIGURE 3. Triple Output TFT Bias (600 kHz operation)

Triple Output TFT Bias

The circuit in *Figure 3* shows how the LM2622 can be configured to provide outputs of 8V, -8V, and 23V, convenient for biasing TFT displays. The 8V output is regulated, while the -8V and 23V outputs are unregulated.

The 8V output is generated by a typical boost topology. The basic operation of the boost converter is described in the OPERATION section. The output voltage is set with $R_{\rm FB1}$ and $R_{\rm FB2}$ by:

$$R_{\rm FB1} = R_{\rm FB2} \, \frac{V_{\rm OUT} - 1.26}{1.26} \, \Omega$$

 $C_{\rm FB}$ is placed across $R_{\rm FB1}$ to act as a pseudo soft-start. The compensation network of $R_{\rm C}$ and $C_{\rm C}$ are chosen to optimally stabilize the converter. The inductor also affects the stability. When operating at 600 kHz, a 10uH inductor is recom-

mended to insure the converter is stable at duty cycles greater than 50%. Refer to the COMPENSATION section for more information.

The -8V output is derived from a diode inverter. During the second cycle, when the transistor is open, D2 conducts and C1 charges to 8V minus a diode drop (\approx 0.4V if using a Schottky). When the transistor opens in the first cycle, D3 conducts and C1's polarity is reversed with respect to the output at C2, producing -8V.

The 23V output is realized with a series of capacitor charge pumps. It consists of four stages: the first stage includes C4, D4, and the LM2622 switch; the second stage uses C5, D5, and D1; the third stage includes C6, D6, and the LM2622 switch; the final stage is C7 and D7. In the first stage, C4 charges to 8V when the LM2622 switch is closed, which causes D5 to conduct when the switch is open. In the second stage, the voltage across C5 is VC4 + VD1 - VD5 = VC4 \approxeq 8V when the switch is open. However, because C5 is referenced to the 8V output, the voltage at C5 is 16V when referenced to ground. In the third stage, the 16V at C5

Application Information (Continued)


appears across C6 when the switch is closed. When the switch opens, C6 is referenced to the 8V output minus a diode drop, which raises the voltage at C6 with respect to ground to about 24V. Hence, in the fourth stage, C7 is charged to 24V when the switch is open. From the first stage to the last, there are three diode drops that make the output voltage closer to 24 - 3xVDIODE (about 22.8V if a 0.4V forward drop is assumed).

TABLE 1. Components For Circuits in Figure 3

| Component | 600 kHz | 1.3 MHz |
|-----------|----------|----------|
| L | 10µH | 4.7µH |
| COUT1 | 10µF | 22µF |
| COUT2 | 10µF | NOT USED |
| CC | 3.9nF | 1.5nF |
| CFB1 | 0.1µF | 15nF |
| CFB2 | NOT USED | 560pF |
| CIN | 10µF | 22µF |
| C1 | 4.7µF | 4.7µF |

| Component | 600 kHz | 1.3 MHz | | |
|-----------|-----------|-----------|--|--|
| C2 | 0.1µF | 0.1µF | | |
| C4 | 1μF | 1μF | | |
| C5 | 1μF | 1μF | | |
| C6 | 1μF | 1µF | | |
| C7 | 1μF | 1μF | | |
| RFB1 | 40.2kΩ | 91kΩ | | |
| RFB2 | 7.5kΩ | 18kΩ | | |
| RC | 5.1kΩ | 10kΩ | | |
| D1 | MBRM140T3 | MBRM140T3 | | |
| D2 | BAT54S | DATE 40 | | |
| D3 | DA1545 | BAT54S | | |
| D4 | BAT54S | BAT54S | | |
| D5 | DA1545 | | | |
| D6 | BAT54S | BAT54S | | |
| D7 | DA1045 | | | |

600 kHz Operation




10127331

FIGURE 4. 600 kHz operation

Application Information (Continued)

1.3 MHz Operation



10127330

10127313


FIGURE 5. 1.3 MHz operation


Power Dissipation

The output power of the LM2622 is limited by its maximum power dissipation. The maximum power dissipation is determined by the formula


$$P_D = (T_{imax} - T_A)/\theta_{JA}$$


 $P_D = (T_{jmax} - T_A)/\theta_{JA}$ where T_{jmax} is the maximum specialfied junction temperature (125°C), T_A is the ambient temperature, and θ_{JA} is the thermal resistance of the package. θ_{JA} is dependant on the level of the based as shown below. layout of the board as shown below.






Application Information (Continued)





Physical Dimensions inches (millimeters)

unless otherwise noted



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas

Email: support@nsc.com

www.national.com

National Semiconductor Europe

Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171

Français Tel: +33 (0) 1 41 91 8790

Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: ap.support@nsc.com

National Semiconductor

National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507