January 2002



LMH6672 Dual, High Output Current, High Speed Op Amp **General Description Features**

The LMH6672 is a low cost, dual high speed op amp capable of driving signals to within 1V of the power supply rails. It features the high output drive with low distortion required for the demanding application of a single supply xDSL line driver.


When connected as a differential output driver, the LMH6672 can drive a 50 load to 16.8 $V_{\rm PP}$ swing with only -93dBc distortion, fully supporting the peak upstream power levels for upstream full-rate ADSL. The LMH6672 is fully specified for operation with 5V and 12V supplies. Ideal for PCI modem cards and xDSL modems.

Applications

- ADSL PCI modem cards
- xDSL external modems
- Line drivers

- High Output Drive 19.2V_{PP} differential output voltage, $R_L = 50\Omega$ $9.6V_{PP}$ single-ended output voltage, $R_{L} = 25\Omega$
- High Output Current ± 200 mA @ V_O = 9_{VPP}, V_S = 12V
- Low Distortion 93dB SFDR @ 100KHz, V_O = 8.4V_{PP}, R_L = 25\Omega 92dB SFDR @ 1MHz, $V_O = 2V_{PP}$, $R_L = 100\Omega$
- High Speed
 - 130MHz 3dB bandwidth (G = 2) 160V/µs slew rate
- Low Noise 4.5nV/ √Hz : input noise voltage 1.7pA/ \sqrt{Hz} : input noise current
- Low supply current: 6.2mA/amp
- Single-supply operation: 5V to 12V
- Available in 8-pin SOIC, PSOP and LLP

Connection Diagram



Typical Application




Figure 1

Ordering Information

Package	Part Number	Package Marking	Transport Media	NSC Drawing	
8-Pin SOIC	LMH6672MA	LMH6672MA	6672MA Rails		
	LMH6672MAX	LMH6672MA	2.5k Units Tape and Reel		
8-Pin PSOP	LMH6672MR	LMH6672MR Rails		MRA08A	
	LMH6672MRX	LMH6672MR	2.5k Units Tape and Reel		
8-Pin LLP	LMH6672LD	L6672LD	1k Units Tape and Reel	1k Units Tape and Reel LDC08A	
	LMH6672LDX	L6672LD	4.5k Units Tape and Reel		

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance	(Note 2)
Human Body Model	2kV
Machine Model	200V
V _{IN} Differential	±1.2V
Output Short Circuit Duration	(Note 2)
Supply Voltage (V ⁺ – V ⁻)	13.2V
Voltage at Input/Output pins	V^+ +0.8V, V^- -0.8V
Storage Temperature Range	–65°C to +150°C
Junction Temperature	+150°C (Note 4)

Soldering InformationInfrared or Convection (20 sec)235°CWave Soldering (10 sec)260°C

Operating Ratings (Note 1)

Supply Voltage (V ⁺ - V ⁻)	±2.5V to ±6.5V
Junction Temperature Range	–40°C to 150°C
Package Thermal Resistance (θ_{JA})	
8-pin SOIC	172°C/W
8-pin PSOP	58.6°C/W
8-pin LLP	40°C/W

Electrical Characteristics

 T_{J} = 25°C, G = +2, V_{S} = ±2.5 to ±6V, R_f = R_{IN} = 470Ω, R_L = 100Ω; Unless otherwise specified.

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units
Dvnamic	Performance		(1010-0)			
,	-3dB Bandwidth			130		MHz
	0.1dB Bandwidth	$V_{\rm S} = \pm 6 V$		22		MHz
	Slew Rate	V _S = ±6V, 4V Step, 10-90%		170		V/µs
	Rise and Fall Time	V _S = 6V, 4V Step, 10-90%		18.5		ns
Distortion	and Noise Response					
	2 nd Harmonic Distortion	$V_{O} = 8.4 V_{PP}$, f = 100KHz, R _L = 25 Ω		-95		dBc
		$V_{O} = 8.4 V_{PP}$, f = 1MHz, R _L = 100 Ω		-92		dBc
	3 rd Harmonic Distortion	$V_{O} = 8.4 V_{PP}$, f = 100KHz, R _L = 25 Ω		-93		dBc
		$V_{O} = 2V_{PP}$, f = 1MHz, R _L = 100 Ω		-95		dBc
	Input Noise Voltage	f = 100KHz		4.5		nV√Hz
	Input Noise Current	f = 100KHz		1.7		pA/ √Hz
Input Cha	racteristics					
Vos	Input Offset Voltage	$T_{\rm J} = -40^{\circ} C$ to 150°C	-5.5	-0.2	5.5	
			-4	-0.2	4	- mV
I _B	Input Bias Current	$T_{\rm J} = -40^{\circ} C$ to 150°C		8	14	μA
l _{os}	Input Offset Current	$T_J = -40^{\circ}C$ to $150^{\circ}C$	-2.1	0	2.1	μA
CMVR	Common Voltage Range	$V_{\rm S} = \pm 6 V$	-6.0		4.5	V
CMRR	Common-Mode Rejection Ratio	$V_{\rm S} = \pm 6V, T_{\rm J} = -40^{\circ}C \text{ to } 150^{\circ}C$	150	9.5		μV/V
Transfer (Characteristics					
A _{VOL}	Voltage Gain	$R_{L} = 1k, T_{J} = -40^{\circ}C \text{ to } 150^{\circ}C$	1.0	2.5		V/mV
		$R_{L} = 25\Omega$, $T_{J} = -40^{\circ}C$ to $150^{\circ}C$	0.67	1.7		V/mV
	Output Swing	$R_L = 25\Omega, V_S = \pm 6V$	-4.5	±4.8	4.5	
		$ \begin{array}{l} R_{L} = 25\Omega, \ T_{J} = -40^{\circ}C \ \text{to} \ 150^{\circ}C, \\ V_{S} = \pm 6V \end{array} $	-4.4	±4.8	4.4	V
	Output Swing	$R_L = 1k, V_S = \pm 6V$	-4.8	±4.8	4.8	
		$R_L = 1k, T_J = -40^{\circ}C \text{ to } 150^{\circ}C,$ $V_S = \pm 6V$	-4.7	±4.8	4.7	V
I _{sc}	Output Current (Note 3)	$V_{0} = 0, V_{S} = \pm 6V$	400	788		mA
		$V_{O} = 0, V_{S} = \pm 6V,$ $T_{J} = -40^{\circ}C \text{ to } 150^{\circ}C$	260	600		mA
Power Su		.	I	1	1	1

Electrical Characteristics (Continued) $T_J = 25^{\circ}C$, G = +2, $V_S = \pm 2.5$ to $\pm 6V$, $R_f = R_{IN} = 470\Omega$, $R_L = 100\Omega$; Unless otherwise specified. Symbol Parameter Conditions Max Units Min Тур (Note 6) (Note 5) (Note 6) Supply Current/Amp $V_{\rm S} = \pm 6V$ I_{S} 8 mΑ $V_{S} = \pm 6V, T_{J} = -40^{\circ}C$ to $150^{\circ}C$ 9 6.2 PSRR $V_{\rm S} = \pm 2.5 V$ to $\pm 6 V$, Power Supply Rejection Ratio dB 72 78 $T_{\perp} = -40^{\circ}C$ to $150^{\circ}C$ ±2.5V Electrical Characteristics $T_J = 25^{\circ}C$, G = +2, $V_S = \pm 2.5$ to $\pm 6V$, $R_f = R_{IN} = 470\Omega$, $R_L = 100\Omega$; Unless otherwise specified. Symbol Parameter Conditions Min Тур Max Units (Note 6) (Note 5) (Note 6) **Dynamic Performance** -3dB Bandwidth 125 MHz 0.1dB Bandwidth 32 MHz Slew Rate 0.4V Step, 10-90% 115 V/us 0.4V Step, 10-90% 2.75 Rise and Fall Time ns **Distortion and Noise Response** 2nd Harmonic Distortion $V_{O} = 2V_{PP}, f = 100KHz, R_{L} = \overline{25\Omega}$ -85 dBc $V_{O} = 2V_{PP}$, f = 1MHz, R_L = 100 Ω -87 dBc 3rd Harmonic Distortion $V_{O} = 2V_{PP}$, f = 100KHz, R_L = 25 Ω -90 dBc $V_{O} = 2V_{PP}$, f = 1MHz, R_L = 100 Ω -88 dBc Input Characteristics $T_J = -40^{\circ}C$ to $150^{\circ}C$ Vos Input Offset Voltage -5.5 5.5 m٧ -4.0 1.1 4.0 Input Bias Current $T_J = -40^{\circ}C$ to $150^{\circ}C$ 8.0 14 I_B μΑ CMVR V Common-Mode Voltage Range 1.0 -2.5CMRR Common-Mode Rejection Ratio $T_{1} = -40^{\circ}C$ to $150^{\circ}C$ 150 57 μV/V **Transfer Characteristics** $R_L = 25\Omega$, $T_J = -40^{\circ}C$ to $150^{\circ}C$ $\mathsf{A}_{\mathsf{VOL}}$ Voltage Gain 0.67 1.54 V/mV $R_L = 1k$, $T_J = -40^{\circ}C$ to $150^{\circ}C$ 1.0 2.0 **Output Characteristics** $R_1 = 25\Omega$ Vo **Output Voltage Swing** 1.20 1.45 $R_L = 25\Omega$, $T_J = -40^{\circ}C$ to $150^{\circ}C$ 1.10 1.35 V $R_1 = 1k$ 1.30 1.60 $R_{L} = 1k, T_{J} = -40^{\circ}C \text{ to } 150^{\circ}C$ 1.25 1.50 **Power Supply** Supply Current/Amp 8.0 I_{S} mΑ $T_{\perp} = -40^{\circ}C$ to $150^{\circ}C$ 5.6 9.0

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics. **Note 2:** Human body model, $1.5k\Omega$ in series with 100pF. Machine model, 200Ω in series with 100pF.


Note 3: Shorting the output to either supply or ground will exceed the absolute maximum T_J and can result in failure.

Note 4: The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly onto a PC board.


Note 5: Typical values represent the most likely parametric norm.


Note 6: All limits are guaranteed by testing, characterization or statistical analysis.







Typical Performance Characteristics At $T_J = 25^{\circ}C$, $R_F = 470\Omega$ gain = +2, $R_L = 100\Omega$. Unless otherwise specified. (Continued)












Supply Current vs. Supply Voltage




Sinking Current vs. Supply Voltage




www.national.com





Vour vs. V IN Harmonic Distortion vs. Load






Harmonic Distortion vs. Output Voltage






Harmonic Distortion vs. Output Voltage



Harmonic Distortion vs. Output Voltage





otherwise specified. (Continued)

Harmonic Distortion vs. Output Voltage Harmonic Distortion vs. Output Voltage -45 -25 V_S = ±2.5V f = 1MHz 2ND -35 -55 HARMONIC DISTORTION (dBc) HARMONIC DISTORTION (dBc) R_L = 25Ω -45 -65 3RD 2ND -55 SLEW RATE -75 LIMITED -65 -85 -75 -95 -85 3RD -105 V_S = ±6V f = 10MHz -95 -115 -105 2.0 2.5 0.0 0.5 1.0 1.5 3.0 2 0 1 3 4 5 6 7 8 OUTPUT VOLTAGE PEAK TO PEAK OUTPUT VOLTAGE PEAK TO PEAK 20016611 20016615 Harmonic Distortion vs. Output Voltage Harmonic Distortion vs. Output Voltage -25 -25 V_S = ±2.5V f = 10MHz -35 -35 HARMONIC DISTORTION (dBc) HARMONIC DISTORTION (dBc) зrb -45 -45 SLĖW RATE -55 -55 LIMITED -65 -65 -75 -75 2ND 3RD -85 -85 V_S = ±6V f = 10MHz 2ND -95 -95 R_L = 25Ω -105 -105 0 2 3 5 6 7 8 0.0 2.0 2.5 3.0 4 0.5 1.0 1.5 1 OUTPUT VOLTAGE PEAK TO PEAK OUTPUT VOLTAGE PEAK TO PEAK 20016617 20016616 Harmonic Distortion vs. Output Voltage Harmonic Distortion vs. Frequency -25 -20 V_S = ±6V V_S = ±2.5V f = 10MHz -30 -35 = 2V_{PP} HARMONIC DISTORTION (dBc) HARMONIC DISTORTION (dBc) VOUT 2ND -40 -45 -50 -55 -60 -65 -70 3RD -80 -75 2ND -90 -85 -100 -95 -110 ЗRD

Typical Performance Characteristics At $T_J = 25^{\circ}C$, $R_F = 470\Omega$ gain = +2, $R_L = 100\Omega$. Unless

www.national.com

-105

0.0

0.5

1.0

1.5

OUTPUT VOLTAGE PEAK TO PEAK

2.0

2.5

3.0

20016618

-120

.1

1

10

FREQUENCY (MHz)

100


20016622

Typical Performance Characteristics At $T_J = 25^{\circ}C$, $R_F = 470\Omega$ gain = +2, $R_L = 100\Omega$. Unless otherwise specified. (Continued)

Harmonic Distortion vs. Frequency


-20







FREQUENCY (MHz) 20016624

Pulse Response, $V_s = \pm 2.5V, \pm 6V$








20016627






20016626

LMH6672



Typical Performance Characteristics At $T_J = 25^{\circ}C$, $R_F = 470\Omega$ gain = +2, $R_L = 100\Omega$. Unless otherwise specified. (Continued) Pulse Response, (A_{VCL} = -1, V_S = $\pm 2.5V$, $\pm 6V$) **Frequency Response** 200mV 6.7 7 |||||5V 6.6 6 6.5 5 129MH 4 6.4 6.3 3 40 mV /div GAIN (dB) GAIN (dB) llöν 2 6.2 0 22MHz 6.1 1 0.1dB/div 6.0 0 5.9 -1 5.8 -2 ٧_s = 5,12V 5.7 -3 -200mV 100M 100k 1M 10M 20 ns /div FREQUENCY (Hz) 20016625 20016650 Frequency Response, A_{VCL} = +5V Frequency Response, A_{VCL} = +10 TIIII 26 = 5,12V 17 = 5,12V 23 14 20 11 17 37MHz 16MHz 8 GAIN (dB) 14 GAIN (dB) 5 11 2 8 -1 5 12V -4 2 -1 5 -4 100k 1M 10M 100M 100k 10M 1M 100M FREQUENCY (Hz) FREQUENCY (Hz) 20016649 20016648 CMRR vs. Frequency @ 12V CMRR vs. Frequency @ 5V 120 120 100 100 80 80 CMRR (dB) CMRR (dB) 60 60 40 40 20 20 0 0 10M 10M 1k 10k 100k 100M 1k 10k 100k 100M 1M 1M FREQUENCY (Hz) FREQUENCY (Hz) 20016606 20016605



Application Notes

Thermal Management

The LMH6672 is a high-speed, high power, dual operational amplifier with a very high slew rate and very low distortion. For ease of use, it uses conventional voltage feedback. These characteristics make the LMH6672 ideal for applications where driving low impedances of 25-100 Ω such as xDSL and active filters.

A class AB output stage allows the LMH6672 to deliver high currents to low impedance loads with low distortion while consuming low quiescent supply current. For most op-amps, class AB topology means that internal power dissipation is rarely an issue, even with the trend to smaller surface mount packages. However, the LMH6672 has been designed for applications where high levels of power dissipation may be encountered.

Several factors contribute to power dissipation and consequently higher junction temperatures. These factors need to be well understood if the LMH6672 is to perform to specifications in all applications. This section will examine the typical application that is shown on the front page of this data sheet as an example. (Figure 1) Because both amplifiers are in a single package, the calculations will for the total power dissipated by both amplifiers.

There are two separate contributors to the internal power dissipation:

1. The product of the supply voltage and the quiescent current when no signal is being delivered to the external load.

2. The additional power dissipated while delivering power to the external load.

The first of these components appears easy to calculate simply by inspecting the data sheet. The typical quiescent supply current for this part is 6.2mA per amplifier, therefore, with a (6 volt supply, the total power dissipation is:

 $P_D = V_S \times 2 \times I_Q = 12 \times (12.4 \times 10^{-3}) = 149 \text{ mW}$

 $(V_{S} = V_{CC} + V_{EE})$

With a thermal resistance of 172°C/W for the SOIC package, this level of internal power dissipation will result in a junction temperature (T_J) of 26°C above ambient.

Using the worst-case maximum supply current of 18mA and an ambient of 85°C, a similar calculation results in a power dissipation of 216 mW, or a T_J of 122°C.

This is approaching the maximum allowed T_J of 150°C before a signal is applied. Fortunately, in normal operation, this term is reduced, for reasons that will soon be explained.

The second contributor to high $T_{\rm J}$ is the power dissipated internally when power is delivered to the external load. This cause of temperature rise is more difficult to calculate, even when the actual operating conditions are known.

To maintain low distortion, in a Class AB output stage, an idle current, I_{Q} , is maintained through the output transistors when there is little or no output signal. In the LMH6672, about 4.8 mA of the total quiescent supply current of 12.4 mA flows through the output stages.

Under normal large signal conditions, as the output voltage swings positive, one transistor of the output pair will conduct the load current, while the other transistor shuts off, and dissipates no power. During the negative signal swing this situation is reversed, with the lower transistor sinking the load current while the upper transistor is cut off. The current in each transistor will approximate a half wave rectified version of the total load current. Because the output stage idle current is now routed into the load, 4.8mA can be subtracted from the quiescent supply current when calculating the quiescent power when the output is driving a load.

The power dissipation caused by driving a load in a DSL application, using a 1:2 turns ratio transformer driving 20 mW into the subscriber line and 20mW into the back termination resistors, can be calculated as follows:

 $P_{DRIVER} = P_{TOT} - (P_{TERM} + P_{LINE})$ where

P_{DRIVER} is the LMH6672 power dissipation

 $\mathsf{P}_{\mathsf{TOT}}$ is the total power drawn from the power supply

 $\mathsf{P}_{\mathsf{TERM}}$ is the power dissipated in the back termination resistors

 $\mathsf{P}_{\mathsf{LINE}}$ is the power sent into the subscriber line

At full specified power, $\mathsf{P}_{\mathsf{TERM}}$ = $\mathsf{P}_{\mathsf{LINE}}$ = 20mW, $\mathsf{P}_{\mathsf{TOT}}$ = V_{S} x $\mathsf{I}_{\mathsf{S}}.$

In this application, $V_s = 12V$.

 $I_{\rm S} = I_{\rm Q} + A_{\rm VG} ||_{\rm OUT}|.$

 ${\rm I}_{\rm Q}$ = the LMH6672 quiescent current minus the output stage idle current.

 $I_Q = 12.4 - 4.8 = 7.6 \text{mA}$

 $A_{VG} |I_{OUT}|$ for a full-rate ADSL CPE application, using a 1:2 turns ratio transformer, is $\sqrt{(40 \text{ mW}/50\Omega)} = 28.28\text{mA RMS}.$

For a Gaussian signal, which the DMT ADSL signal approximates, $A_{VG} |I_{OUT}| = \sqrt{2/\pi} \times I_{RMS} = 22.6mA$. Therefore, $P_{TOT} = (22.6mA + 7.6mA) \times 12V = 362mW$ and P_{DRIVER} is 362-40 = 322mW.

In the SOIC package, with a θ_{JA} of 172°C/W, this causes a temperature rise of 55°C. With an ambient temperature at the maximum recommended 85°C, the T_J is at 140°C, well below the specified 150°C maximum.

Even if we assume the absolute maximum I_S over temperature of 18mA, when we scale up the I_{Ω} proportionally to 7mA, the P_{DRIVER} only goes up by 41mW causing a 62°C rise to 147°C.

Although very few CPE applications will ever operate in an environment as hot as 85°C, if a lower T_J is desired or the LMH6672 is to be used in an application where the power dissipation is higher, the PSOP package provides a much lower θ_{JA} of only 58.6°C/W.


Using the same P_{DRIVER} as above, we find that the temperature rise is only 19° and 21°C, resulting in T_J 's in an 85°C ambient of 104°C and 106°C respectively.

Circuit Layout Considerations

National Semiconductor suggests the following evaluation boards as a guide for high frequency layout and as an aid in device testing and characterization. Since the exposed PAD (or DAP) of the PSOP and LLP package is internally floating, the footprint for DAP could be connected to ground plane in PCB for better heat dissipation.


Device	Package	Evaluation
		Board PN
LMH6672MA	8-Pin SOIC	CLC730036
LMH6672LD	8-Pin LLP	CLC730114
LMH6672MR	8-Pin PSOP	CLC730121

These free evaluation boards are shipped when a device sample request is placed with National Semiconductor.



www.national.com

LMH6672



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.