

# OKI Semiconductor

## MSC23CV43257A-xxBS8

4,194,304-Word × 32-Bit DRAM MODULE : FAST PAGE MODE TYPE WITH EDO

### DESCRIPTION

The Oki MSC23CV43257A-xxBS8 is a fully decoded 4,194,304-word × 32-bit CMOS dynamic random access memory composed of eight 16-Mb DRAMs (4M × 4) in TSOP packages mounted with decoupling capacitors on a 72-pin glass epoxy Small Outline DIMM Package supports any application where high density and large capacity of storage memory are required.

### FEATURES





- 4,194,304-word × 32-bit organization
- 72-pin Small Outline DIMM
- Single 3.3 V supply ±0.3 V tolerance
- Input : LVTTTL compatible
- Output : LVTTTL compatible, 3-state
- Refresh : 2048 cycles/32 ms
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  hidden refresh,  $\overline{\text{RAS}}$ -only refresh capability
- Multi-bit test mode capability
- Fast Page Mode with EDO capability

### PRODUCT FAMILY

Family	Access Time (Max.)			Cycle Time (Min.)	Power Dissipation	
	t <sub>RAC</sub>	t <sub>AA</sub>	t <sub>CAC</sub>		Operating (Max.)	Standby (Max.)
MSC23CV43257A-60BS8	60 ns	30 ns	15 ns	110 ns	3456 mW	28.8 mW
MSC23CV43257A-70BS8	70 ns	35 ns	20 ns	130 ns	3168 mW	

**PIN CONFIGURATION**  
**MSC23CV43257A-xxBS8**

(Unit : mm)



\*1 The common size difference of the board width 19.78 mm of its height is specified as ±0.2. The value above 19.78 mm is specified as ±0.5.


## Pin Configuration

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V <sub>SS</sub>	16	A4	31	A8	46	NC	61	V <sub>CC</sub>
2	DQ0	17	A5	32	A9	47	$\overline{WE}$	62	DQ29
3	DQ1	18	A6	33	NC	48	NC	63	DQ30
4	DQ2	19	A10	34	$\overline{RAS2}$	49	DQ18	64	DQ31
5	DQ3	20	NC	35	DQ15	50	DQ19	65	NC
6	DQ4	21	DQ8	36	NC	51	DQ20	66	PD2
7	DQ5	22	DQ9	37	DQ16	52	DQ21	67	PD3
8	DQ6	23	DQ10	38	DQ17	53	DQ22	68	PD4
9	DQ7	24	DQ11	39	V <sub>SS</sub>	54	DQ23	69	PD5
10	V <sub>CC</sub>	25	DQ12	40	$\overline{CAS0}$	55	NC	70	PD6
11	PD1	26	DQ13	41	$\overline{CAS2}$	56	DQ24	71	PD7
12	A0	27	DQ14	42	$\overline{CAS3}$	57	DQ25	72	V <sub>SS</sub>
13	A1	28	A7	43	$\overline{CAS1}$	58	DQ26		
14	A2	29	NC	44	$\overline{RAS0}$	59	DQ27		
15	A3	30	V <sub>CC</sub>	45	NC	60	DQ28		

## Presence Detect Pins

Pin No.	Pin Name	MSC23CV43257A -60BS8	MSC23CV43257A -70BS8
11	PD1	NC	NC
66	PD2	NC	NC
67	PD3	V <sub>SS</sub>	V <sub>SS</sub>
68	PD4	NC	NC
69	PD5	NC	V <sub>SS</sub>
70	PD6	NC	NC
71	PD7	NC	NC

BLOCK DIAGRAM



## ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to $V_{SS}$	$V_{IN}, V_{OUT}$	-0.5 to 4.6	V
Voltage $V_{CC}$ Supply Relative to $V_{SS}$	$V_{CC}$	-0.5 to 4.6	V
Short Circuit Output Current	$I_{OS}$	50	mA
Power Dissipation	$P_D$	8	W
Operating Temperature	$T_{opr}$	0 to 70	°C
Storage Temperature	$T_{stg}$	-40 to 125	°C

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### Recommended Operating Conditions

( $T_a = 0^\circ\text{C}$  to  $70^\circ\text{C}$ )

Parameter	Symbol	Min.	Typ.	Max.	Unit
Power Supply Voltage	$V_{CC}$	3.0	3.3	3.6	V
	$V_{SS}$	0	0	0	V
Input High Voltage	$V_{IH}$	2.0	—	$V_{CC} + 0.3$	V
Input Low Voltage	$V_{IL}$	-0.3	—	0.8	V

### Capacitance

( $T_a = 25^\circ\text{C}$ ,  $f = 1\text{ MHz}$ )

Parameter	Symbol	Typ.	Max.	Unit
Input Capacitance (A0 - A10)	$C_{IN1}$	—	57	pF
Input Capacitance ( $\overline{WE}$ )	$C_{IN2}$	—	65	pF
Input Capacitance ( $\overline{RAS0}, \overline{RAS2}$ )	$C_{IN3}$	—	35	pF
Input Capacitance ( $\overline{CAS0} - \overline{CAS3}$ )	$C_{IN4}$	—	20	pF
I/O Capacitance (DQ0 - DQ31)	$C_{DQ}$	—	16	pF

Note : Capacitance measured with Boonton Meter.

DC Characteristics

(V<sub>CC</sub> = 3.3 V ±0.3 V, T<sub>a</sub> = 0°C to 70°C)

Parameter	Symbol	Condition	MSC23CV43257A -60BS8		MSC23CV43257A -70BS8		Unit	Note
			Min.	Max.	Min.	Max.		
			Input Leakage Current	I <sub>LI</sub>	0 V ≤ V <sub>I</sub> ≤ V <sub>CC</sub> + 0.3 V; All other pins not under test = 0 V	-80		
Output Leakage Current	I <sub>LO</sub>	D <sub>OUT</sub> disable 0 V ≤ V <sub>O</sub> ≤ 3.6 V	-10	10	-10	10	μA	
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -2.0 mA	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	V	
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2.0 mA	0	0.4	0	0.4	V	
Average Power Supply Current (Operating)	I <sub>CC1</sub>	$\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ cycling, t <sub>RC</sub> = Min.	—	960	—	880	mA	1, 2
Power Supply Current (Standby)	I <sub>CC2</sub>	$\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ = V <sub>IH</sub>	—	16	—	16	mA	1
		$\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ ≥ V <sub>CC</sub> - 0.2 V	—	8	—	8	mA	1
Average Power Supply Current (RAS-only Refresh)	I <sub>CC3</sub>	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}}$ = V <sub>IH</sub> , t <sub>RC</sub> = Min.	—	960	—	880	mA	1, 2
Average Power Supply Current (CAS before RAS Refresh)	I <sub>CC6</sub>	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ , t <sub>RC</sub> = Min.	—	960	—	880	mA	1, 2
Average Power Supply Current (Fast Page Mode)	I <sub>CC7</sub>	$\overline{\text{RAS}}$ = V <sub>IL</sub> , $\overline{\text{CAS}}$ cycling, t <sub>HPC</sub> = Min.	—	1120	—	1040	mA	1, 3

- Notes: 1. I<sub>CC</sub> Max. is specified as I<sub>CC</sub> for output open condition.  
 2. Address can be changed once or less while  $\overline{\text{RAS}}$  = V<sub>IL</sub>.  
 3. Address can be changed once or less while  $\overline{\text{CAS}}$  = V<sub>IH</sub>.

## AC Characteristics (1/2)

 $(V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}, T_a = 0^\circ\text{C to } 70^\circ\text{C})$  Note 1,2,3,10,11

Parameter	Symbol	MSC23CV43257A -60BS8		MSC23CV43257A -70BS8		Unit	Note
		Min.	Max.	Min.	Max.		
		Random Read or Write Cycle Time	$t_{RC}$	110	—		
Fast Page Mode Cycle Time	$t_{HPC}$	25	—	30	—	ns	
Access Time from $\overline{RAS}$	$t_{RAC}$	—	60	—	70	ns	4, 5, 6
Access Time from $\overline{CAS}$	$t_{CAC}$	—	15	—	20	ns	4, 5
Access Time from Column Address	$t_{AA}$	—	30	—	35	ns	4, 6
Access Time from $\overline{CAS}$ Precharge	$t_{CPA}$	—	35	—	40	ns	4
Output Low Impedance Time from $\overline{CAS}$	$t_{CLZ}$	0	—	0	—	ns	4
Output Hold Time from $\overline{CAS}$ Low	$t_{DOH}$	5	—	5	—	ns	
$\overline{CAS}$ to Data Output Buffer Turn-off Delay Time	$t_{CEZ}$	0	15	0	20	ns	7, 8
$\overline{RAS}$ to Data Output Buffer Turn-off Delay Time	$t_{REZ}$	0	15	0	20	ns	7, 8
$\overline{WE}$ to Data Output Buffer Turn-off Delay Time	$t_{WEZ}$	0	15	0	20	ns	7
Transition Time	$t_T$	2	50	2	50	ns	3
Refresh Period	$t_{REF}$	—	32	—	32	ms	
$\overline{RAS}$ Precharge Time	$t_{RP}$	40	—	50	—	ns	
$\overline{RAS}$ Pulse Width	$t_{RAS}$	60	10k	70	10k	ns	
$\overline{RAS}$ Pulse Width (Fast Page Mode)	$t_{RASP}$	60	100k	70	100k	ns	
$\overline{RAS}$ Hold Time	$t_{RSH}$	15	—	20	—	ns	
$\overline{CAS}$ Precharge Time	$t_{CP}$	10	—	10	—	ns	
$\overline{CAS}$ Pulse Width	$t_{CAS}$	10	10k	10	10k	ns	
$\overline{RAS}$ Low to $\overline{CAS}$ High Delay Time	$t_{CSH}$	40	—	45	—	ns	
$\overline{CAS}$ High to $\overline{RAS}$ Low Delay Time	$t_{CRP}$	10	—	10	—	ns	
$\overline{RAS}$ Hold Time from $\overline{CAS}$ Precharge	$t_{RHCP}$	35	—	40	—	ns	
$\overline{RAS}$ to $\overline{CAS}$ Delay Time	$t_{RCD}$	20	45	20	50	ns	5
$\overline{RAS}$ to Column Address Delay Time	$t_{RAD}$	15	30	15	35	ns	6
$\overline{RAS}$ to Second $\overline{CAS}$ Delay Time	$t_{RSCD}$	60	—	70	—	ns	
Row Address Set-up Time	$t_{ASR}$	0	—	0	—	ns	
Row Address Hold Time	$t_{RAH}$	10	—	10	—	ns	
Column Address Set-up Time	$t_{ASC}$	0	—	0	—	ns	
Column Address Hold Time	$t_{CAH}$	10	—	15	—	ns	
Column Address Hold Time from $\overline{RAS}$	$t_{AR}$	40	—	45	—	ns	
Column Address to $\overline{RAS}$ Lead Time	$t_{RAL}$	30	—	35	—	ns	

## AC Characteristics (2/2)

(V<sub>CC</sub> = 3.3 V ±0.3 V, T<sub>a</sub> = 0°C to 70°C) Note 1,2,3,10,11

Parameter	Symbol	MSC23CV43257A		MSC23CV43257A		Unit	Note
		-60BS8		-70BS8			
		Min.	Max.	Min.	Max.		
Read Command Set-up Time	t <sub>RCS</sub>	0	—	0	—	ns	
Read Command Hold Time	t <sub>RCH</sub>	0	—	0	—	ns	9
Read Command Hold Time referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0	—	0	—	ns	9
Write Command Set-up Time	t <sub>WCS</sub>	0	—	0	—	ns	
Write Command Hold Time	t <sub>WCH</sub>	10	—	15	—	ns	
Write Command Hold Time from $\overline{\text{RAS}}$	t <sub>WCR</sub>	45	—	50	—	ns	
Write Command Pulse Width	t <sub>WP</sub>	10	—	10	—	ns	
Write Command Pulse Width (Output Disable)	t <sub>WPE</sub>	5	—	10	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t <sub>RWL</sub>	15	—	20	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t <sub>CWL</sub>	15	—	20	—	ns	
Data-in Set-up Time	t <sub>DS</sub>	0	—	0	—	ns	
Data-in Hold Time	t <sub>DH</sub>	15	—	15	—	ns	
Data-in Hold Time from $\overline{\text{RAS}}$	t <sub>DHR</sub>	40	—	45	—	ns	
$\overline{\text{CAS}}$ Active Delay Time from $\overline{\text{RAS}}$ Precharge	t <sub>RPC</sub>	10	—	10	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Set-up Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ )	t <sub>CSR</sub>	10	—	10	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ )	t <sub>CHR</sub>	20	—	20	—	ns	
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Precharge Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ )	t <sub>WRP</sub>	10	—	10	—	ns	
$\overline{\text{WE}}$ Hold Time from $\overline{\text{RAS}}$ ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ )	t <sub>WRH</sub>	10	—	10	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Set-up Time (Test Mode)	t <sub>WTS</sub>	10	—	10	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Hold Time (Test Mode)	t <sub>WTH</sub>	20	—	20	—	ns	



- Notes:
1. A start-up delay of 200  $\mu$ s is required after power-up, followed by a minimum of eight initialization cycles ( $\overline{\text{RAS}}$ -only refresh or  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh) before proper device operation is achieved.
  2. The AC characteristics assume  $t_T = 5$  ns.
  3.  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.) are reference levels for measuring input timing signals. Transition times ( $t_T$ ) are measured between  $V_{IH}$  and  $V_{IL}$ .
  4. This parameter is measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  5. Operation within the  $t_{RCD}$  (Max.) limit ensures that  $t_{RAC}$  (Max.) can be met.  $t_{RCD}$  (Max.) is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (Max.) limit, access time is controlled by  $t_{CAC}$ .
  6. Operation within the  $t_{RAD}$  (Max.) limit ensures that  $t_{RAC}$  (Max.) can be met.  $t_{RAD}$  (Max.) is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}$  (Max.) limit, access time is controlled by  $t_{AA}$ .
  7.  $t_{CEZ}$  (Max.),  $t_{REZ}$  (Max.) and  $t_{WEZ}$  (Max.) define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
  8.  $t_{CEZ}$  and  $t_{REZ}$  must be satisfied for open circuit condition.
  9.  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
  10. The test mode is initiated by performing a  $\overline{\text{WE}}$  and  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle. This mode is latched and remains in effect until the exit cycle is generated. The test mode specified in this data sheet is an 8-bit parallel test function. CA0, CA1 and CA10 are not used. In a read cycle, if all internal bits are equal, the DQ pin will indicate a high level. If any internal bits are not equal, the DQ pin will indicate a low level. The test mode is cleared and the memory device returned to its normal operating state by performing a  $\overline{\text{RAS}}$ -only refresh cycle or a  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle. The 4M  $\times$  32 module can be tested as a 512K  $\times$  32 module in this test mode.
  11. In a test mode read cycle, the access time parameters are delayed by 5 ns. The test mode parameters are obtained by adding 5 ns to the normal read cycle values.

**See ADDENDUM I for AC Timing Waveforms**