

OKI semiconductor**MSC23V13258D-xxBS2**

1,048,576 Word X 32 Bit DYNAMIC RAM MODULE

DESCRIPTION

The Oki MSC23V13258D-xxBS2 is a fully decoded, 1,048,576-word X 32 bit CMOS dynamic random access memory composed of two 16-Mb (1Mx16) DRAMs in TSOP packages. The mounting of two DRAMs together with decoupling capacitors on a 100-pin glass epoxy DIMM Package supports any application where high density and large capacity of storage memory are required.




FEATURES

- 1,048,576- word X 32-Bit organization
- Single 3.3V supply $\pm 0.3V$ tolerance
- Input : LVTTTL compatible
- Output : LVTTTL compatible, 3-state, nonlatch
- Refresh : 1024 cycles/16 ms (10 Row/10 Column Addresses)
- \overline{CAS} before \overline{RAS} refresh, \overline{CAS} before \overline{RAS} hidden refresh, \overline{RAS} only refresh capability
- Fast Page Mode With EDO capability
- Serial Presence Detect
- Unbuffered, with damping resistors on all DQ signals.


FAMILY ORGANIZATION

FAMILY	ACCESS TIME (MAX)				Cycle Time (MAX)	Power Dissipation	
	t _{RAC}	t _{AA}	t _{CAC}	t _{OEA}		Operating (MAX)	Standby (Max)
MSC23V13258D-60BS2	60ns	30ns	15ns	15ns	104ns	1152mW	
MSC23V13258D-70BS2	70ns	35ns	20ns	20ns	124ns	1008mW	3.6mW


MSC23V13258D-60BS2




DETAIL A



DETAIL B



FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION

MSC23V13258D-xxBS2

Front Side

Pin No.	Pin name	Pin No.	Pin name	Pin No.	Pin name	Pin No.	Pin name
1	Vss	16	A6	31	Vcc	46	DQ23
2	DQ0	17	A8	32	NC	47	Vss
3	DQ1	18	NC	33	NC	48	SDA
4	DQ2	19	NC	34	NC	49	SCL
5	DQ3	20	NC	35	NC	50	Vcc
6	Vcc	21	Vcc	36	Vss		
7	DQ4	22	NC	37	$\overline{\text{CAS}}2$		
8	DQ5	23	NC	38	DQ16		
9	DQ6	24	NC	39	DQ17		
10	DQ7	25	NC	40	DQ18		
11	$\overline{\text{CAS}}0$	26	Vss	41	DQ19		
12	Vss	27	NC	42	Vcc		
13	A0	28	WE	43	DQ20		
14	A2	29	$\overline{\text{RAS}}0$	44	DQ21		
15	A4	30	$\overline{\text{RAS}}2$	45	DQ22		

Back Side

Pin No.	Pin name	Pin No.	Pin name	Pin No.	Pin name	Pin No.	Pin name
51	Vss	66	A7	81	Vcc	96	DQ31
52	DQ8	67	A9	82	NC	97	Vss
53	DQ9	68	NC	83	NC	98	SA0
54	DQ10	69	NC	84	NC	99	SA1
55	DQ11	70	NC	85	NC	100	SA2
56	Vcc	71	Vcc	86	Vss		
57	DQ12	72	NC	87	$\overline{\text{CAS}}3$		
58	DQ13	73	NC	88	DQ24		
59	DQ14	74	NC	89	DQ25		
60	DQ15	75	NC	90	DQ26		
61	$\overline{\text{CAS}}T$	76	Vss	91	DQ27		
62	Vss	77	NC	92	Vcc		
63	A1	78	$\overline{\text{OE}}$	93	DQ28		
64	A3	79	NC	94	DQ29		
65	A5	80	NC	95	DQ30		

Serial PD Matrix

Byte Number	HEX DATA	Remark
0	0D	Number of Byte used(13 Byte)
1	08	Total SPD Memory size (256 Bytes)
2	02	Memory type(EDO)
3	0A	Number of Rows(10)
4	0A	Number of Columns(10)
5	01	Number of Banks(1)
6	20	Module Data With(32)
7	00	Not defined
8	01	Supply Voltage(3.3v, LVTTTL)
9(-60)	3C	RAS Access time(60ns)
9(-70)	46	RAS Access time(70ns)
10(-60)	0F	CAS Access time(15ns)
10(-70)	14	CAS Access time(20ns)
11	00	Non-Parity
12	00	Normal Refresh

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Voltage on any pin relative to Vss	V_{IN}, V_{OUT}	-0.5 ~ +4.6	V
Voltage Vcc supply relative to Vss	V_{CC}	-0.5 ~ +4.6	V
Short circuit output current	I_{OS}	50	mA
Power dissipation	P_D	2	W
Operating temperature	T_{OPR}	-0 ~ +70	°C
Storage temperature	T_{STG}	-40 ~ +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended period may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	MIN	TYPE	MAX	UNIT	Operating temperature
Supply Voltage	V_{CC}	3.0	3.3	3.6	V	0 °C ~ +70 °C
	V_{SS}	0	0	0	V	
Input high voltage	V_{IH}	2.0	-	$V_{CC}+0.3$	V	
Input low voltage	V_{IL}	-0.3	-	0.8	V	

CAPACITANCE

Parameter	Symbol	Type	MAX	Unit
Input Capacitance(A0-A9)	C_{IN1}	-	16	pF
Input Capacitance(RAS0, RAS2)	C_{IN2}	-	13	pF
Input Capacitance(CAS0-CAS3)	C_{IN3}	-	13	pF
Input Capacitance(WE)	C_{IN4}	-	20	pF
I/O Capacitance(DQ0-DQ31)	CDQ	-	13	pF

NOTE: Capacitance measured with Boonton Meter.

DC CHARACTERISTICS
($V_{CC} = 3.3V \pm 0.3V$, $T_a = 0-70$)

Parameter	Symbol	Condition	MSC23V13258D -60BS2		MSC23V13258D -70BS2		Unit	Note
			Min	Max	Min	Max		
Input Leakage Current	I_{LI}	$0V \leq V_{in} \leq V_{CC} + 0.3V$: All other pins not under test = 0V	-20	20	-20	20	μA	
Output Leakage Current	I_{LO}	DQ=disable $0V \leq V_{out} \leq V_{CC} + 0.3V$	-10	10	-10	10	μA	
Output High Voltage	V_{OH}	$I_{OH} = -2.0mA$	2.4	V_{CC}	2.4	V_{CC}	V	
Output Low Voltage	V_{OL}	$I_{OL} = 2.0mA$	0	0.4	0	0.4	V	
Average power supply current (Operating)	I_{CC1}	RAS cycling, CAS cycling $t_{RC} = \text{min}$	-	320	-	280	mA	1,2
Power supply current (Standby)	I_{CC2}	RAS, CAS = V_{IH}	-	4	-	4	mA	
		RAS $\geq V_{CC} - 0.2V$ CAS $\geq V_{CC} - 0.2V$	-	1	-	1	mA	
Average power supply current (RAS only refresh)	I_{CC3}	RAS cycling, CAS = V_{IH} , $t_{RC} = \text{min}$	-	320	-	280	mA	1,2
Average power supply current (CAS before RAS refresh)	I_{CC6}	RAS cycling, CAS before RAS refresh	-	320	-	280	mA	1
Average power supply current (Fast page)	I_{CC7}	RAS = V_{IL} , CAS cycling $t_{PC} = \text{min}$	-	320	-	280	mA	1,3

- NOTE:
1. $I_{CC} \text{ Max.}$ is Specified as I_{CC} for output open condition.
 2. Address can be changed once or less while RAS = V_{IL}
 3. Address can be changed once or less while CAS = V_{IH}

AC CHARACTERISTIC(V_{CC} = 3.3V ± 0.3V, T_a = 0 ~ +70)**NOTE 1.2.3.9.10**

Parameter	Symbol	MSC23V13258D -60BS2		MSC23V13258D -70BS2		UNIT	NOTE
		MIN	MAX	MIN	MAX		
Random read or write cycle time	t _{RC}	104	-	124	-	ns	
Fast page mode cycle time	t _{HPC}	25	-	30	-	ns	
Access time from RAS	t _{RAC}	-	60	-	70	ns	4,5,6
Access time from CAS	t _{CAC}	-	15	-	20	ns	4,5
Access time from column address	t _{AA}	-	30	-	35	ns	4,6
Access time from CAS precharge	t _{CPA}	-	35	-	40	ns	4
Access time from OE	t _{OEA}	-	15	-	20	ns	4
CAS to output in Low-Z	t _{CLZ}	0	-	0	-	ns	4
Data Output Hold After CAS Low	t _{DOH}	5	-	5	-	ns	
CAS to Data Output Buffer Turn-off Delay Time	t _{CEZ}	0	15	0	20	ns	7,8
RAS to Data Output Buffer Turn-off Delay Time	t _{REZ}	0	15	0	20	ns	7,8
OE to Data Output Buffer Turn-off Delay Time	t _{OEZ}	0	15	0	20	ns	7
WE to Data Output Buffer Turn-off Delay Time	t _{WEZ}	0	15	0	20	ns	7
Transition time	t _T	1	50	1	50	ns	3
Refresh period	t _{REF}	-	16	-	16	ms	
RAS precharge time	t _{RP}	40	-	50	-	ns	
RAS pulse width	t _{RAS}	60	10K	70	10K	ns	
RAS pulse width (Fast page mode)	t _{RASP}	60	100K	70	100K	ns	
RAS hold time	t _{RSH}	10	-	13	-	ns	
RAS hold time referenced to OE	t _{ROH}	10	-	13	-	ns	
CAS precharge time	t _{CP}	10	-	10	-	ns	
CAS pulse width	t _{CAS}	10	10K	13	10K	ns	
CAS hold time	t _{CSH}	40	-	45	-	ns	
CAS to RAS precharge time	t _{CRP}	5	-	5	-	ns	
RAS to CAS delay time	t _{RCD}	14	45	14	50	ns	5
RAS to column address delay time	t _{RAD}	12	30	12	35	ns	6
Row address set-up time	t _{ASR}	0	-	0	-	ns	
Row address hold time	t _{RAH}	10	-	10	-	ns	
Column address set-up time	t _{ASC}	0	-	0	-	ns	
Column address hold time	t _{CAH}	10	-	13	-	ns	

AC CHARACTERISTICS (Continued)(V_{CC} = 5V ± 10%, T_a = 0 ~70 °C)

NOTE 1.2.3.9.10

Parameter	Symbol	MSC23V13258D -60BS2		MSC23V13258D -70BS2		UNIT	NOTE
		MIN	MAX	MIN	MAX		
Column address to RAS [¯] lead time	t _{RAL}	30	-	35	-	ns	
Read command set-up time	t _{RCS}	0	-	0	-	ns	
Read command hold time	t _{RCH}	0	-	0	-	ns	9
Read command hold time reference to RAS [¯]	t _{RRH}	0	-	0	-	ns	9
Write command set-up time	t _{WCS}	0	-	0	-	ns	10
Write command hold time	t _{WCH}	10	-	13	-	ns	
Write command pulse width	t _{Wp}	10	-	10	-	ns	
Write command pulse width	t _{WPE}	10	-	10	-	ns	
OE command hold time	t _{OEh}	10	-	13	-	ns	
OE precharge time	t _{OEp}	10	-	10	-	ns	
OE low to CAS high delay time	t _{OECh}	10	-	10	-	ns	
Write command to RAS [¯] lead time	t _{RWL}	10	-	13	-	ns	
Write command to CAS lead time	t _{CWL}	10	-	13	-	ns	
Data-in set-up time	t _{DS}	0	-	0	-	ns	
Data-in hold time	t _{DH}	10	-	13	-	ns	
OE to data-in delay time	t _{OED}	15	-	20	-	ns	
CAS to WE delay time	t _{CWD}	34	-	44	-	ns	10
Column address to WE delay time	t _{AWD}	49	-	59	-	ns	10
RAS to WE delay time	t _{RWD}	79	-	94	-	ns	10
CAS precharge WE delay time	t _{CPWD}	54	-	64	-	ns	10
CAS active delay time from RAS [¯] precharge	t _{RPC}	5	-	5	-	ns	
RAS to CAS set-up time (CAS before RAS)	t _{CSR}	5	-	5	-	ns	
RAS to CAS hold time (CAS before RAS)	t _{CHR}	10	-	10	-	ns	

- NOTES: 1) An initial pause of 200 μ s is required after power-up followed by a minimum of 8 initialization cycles (examples: \overline{RAS} only refresh or \overline{CAS} before \overline{RAS} refresh) before proper device operation is achieved.
- 2) The AC measurements assume $t_T = 2$ ns.
- 3) V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring the timing of the input signals. Transition times are measured between V_{IH} and V_{IL} .
- 4) Measured with a load circuit equivalent to 2 TTL + 100 pF.
- 5) Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only: if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled by t_{CAC} .
- 6) Operation within the t_{RAD} (max) limit insures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only: if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled by t_{AA} .
- 7) The t_{CEZ} (max.), t_{REZ} (max.), t_{WEZ} (max.) and t_{OEZ} (max.) defines the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
- 8) The t_{CEZ} and t_{REZ} must be satisfied for open circuit condition.
- 9) t_{RCH} or the t_{REZ} must be satisfied for a read cycle.
- 10) t_{WCS} , t_{CWD} , t_{RWD} , t_{AWD} and t_{CPWD} are not restrictive operating parameters. they are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS(min.)}$, the cycle is an early write cycle and the data out will remain open circuit (high impedance) throughout the entire cycle. If $t_{CWD} \geq t_{CWD(min.)}$, $t_{RWD} \geq t_{RWD(min.)}$, $t_{AWD} \geq t_{AWD(min.)}$ and $t_{CPWD} \geq t_{CPWD(min.)}$, the cycle is a read modify write cycle and data out will contain data read from the selected cell; If neither of the above sets of conditions is satisfied, the condition of the data(at access time) is indeterminate