OKI Semiconductor

This version: Nov. 1997 Previous version: Mar. 1996

MSM5259

40-DOT SEGMENT DRIVER

GENERAL DESCRIPTION

The MSM5259 is a dot matrix LCD segment driver which is fabricated using low power CMOS metal gate technology. This LSI consists of 40-bit shift register, 40-bit latch and 40-bit 4-level driver.

It converts serial data, which is received from an LCD controller LSI, to parallel data and outputs LCD driving waveforms to LCD.

Expansion of the display can be easily made according to the number and structure of characters. Since the 40-bit shift register of this device consists of two 20-bit shift registers, it is possible to allot bits efficiently according to the number of characters.

The MSM5259 can drive a variety of LCD panels because the bias voltage, which determines the LCD driving voltage, can be optionally supplied from the external source. For static operation only, the device is available with a power supply voltage of 2.5V or more.

FEATURES

Supply voltage : 3.5 to 6.0V (Dynamic display)

: 2.5 to 6.0V (Static display)

• LCD driving voltage : 2.5 to 6.0V (Static display)

• Applicable LCD duty: 1/8 to 1/16

- Interface with MSM6222-xx (Dot matrix LCD controller with 16-dot common driver and 40-dot segment driver)
- Bias voltage can be supplied externally.
- Package options:


56-pin plastic QFP (QFP56-P-910-0.65-K) (Product name: MSM5259GS-K)

56-pin plastic QFP (QFP56-P-910-0.65-L2) (Product name: MSM5259GS-L2)


56-pin plastic QFP (QFP56-P-910-0.65-2K) (Product name: MSM5259GS-2K)

56-pin plastic QFP (QFP56-P-910-0.65-2L2) (Product name : MSM5259GS-2L2)


BLOCK DIAGRAM



PIN CONFIGURATION



56-Pin Plastic QFP (Type K)



56-Pin Plastic QFP (Type L)

* Do not connect pin 21 to the other signal pins, because the pin is internally connected to V_{DD} . Do not use pin 21 as a single V_{DD} signal line. It is permissible to use pin 21 for supplying a higher power of V_{DD} .

Note: The figure for Type L shows the configuration viewed from the reverse side of the package. Pay attention to the difference in pin arrangement.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Supply Voltage (1)	V _{DD}		-0.3 to +6.5	V
Supply Voltage (2)	V _{DD} – V ₅ *1	Ta = 25°C	0 to +6.5	V
Input Voltage	VI		-0.3 to V _{DD} +0.3	V
Storage Temperature	T _{STG}	_	-55 to +150	°C

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition	Rnage	Unit
Cupply Voltage (1)	V	Dynamic	3.5 to 6.0	W
Supply Voltage (1)	V _{DD}	Static	2.5 to 6.0	V
Supply Voltage (2)	V _{DD} – V ₅ *1	_	2.5 to 6.0 *2	V
Operating Temperature	Top	_	−30 to +85	°C

^{*1} $V_{DD} > V_2 > V_3 > V_5 > V_{SS}$ (Dynamic display)

$$V_{DD} = V_3 > V_2 = V_5 = V_{SS}$$
 (Static display)

For V_{DD} of less than 3.5V, the device is available only for static operation.

^{*2} V_{DD} is the reference potential for the LCD driving voltage. To determine the LCD driving voltage, change the value of V_5 . (0V Minimum)

ELECTRICAL CHARACTERISTICS

DC Characteristics (1)

 $(V_{DD} = 5V \pm 10\%, Ta = -30 \text{ to } +85^{\circ}C)$

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
"H" Input Voltage	V _{IH} *1	_	0.8V _{DD}	_	V_{DD}	V
"L" Input Voltage	V _{IL} *1	_	0	_	0.2V _{DD}	V
"H" Input Current	I _{IH} *1	$V_{IH} = V_{DD}$	_	_	1	μΑ
"L" Input Current	I _{IL} *1	$V_{IL} = 0V$	_		-1	μΑ
"H" Output Voltage	V _{OH} *2	$I_0 = -40 \mu A$	4.2	_	_	V
"L" Output Voltage	V _{0L} *2	$I_0 = 0.4 \text{mA}$	_	_	0.4	V
ON Posistanos	R _{ON} *3	V _{DD} -V ₅ = 5V			5	kO
ON Resistance	R _{ON} *3	$ V_N - V_0 = 0.25V$ *4	_	_	5	kΩ
Supply Current	I _{DD}	f _{CP} = 0Hz, No load	_	_	0.5	mA

^{*1} Applicable to DF, LOAD, DI₁ and DI₂₁.

*4 Dynamic display :
$$V_N = V_{DD}$$
 to V_5 , $V_2 = \frac{2}{3} (V_{DD} - V_5)$, $V_3 = \frac{1}{3} (V_{DD} - V_5)$

Static display : $V_N = V_{DD}$ to V_5 , $V_3 = V_{DD}$, $V_2 = V_5 = V_{SS}$

DC Characteristics (2)

(Only for static operation)

 $(V_{DD} = 3V \pm 0.5V, Ta = -30 \text{ to } +85^{\circ}C)$

(-)	(188 11-11-11)					
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
"H" Input Voltage	V _{IH} *1	_	0.8V _{DD}	_	V_{DD}	V
"L" Input Voltage	V _{IL} *1	_	0	_	0.2V _{DD}	V
"H" Input Current	I _{IH} *1	$V_{IH} = V_{DD}$	_	_	1	μΑ
"L" Input Current	I _{IL} *1	V _{IL} = 0V	_	_	-1	μΑ
"H" Output Voltage	V _{OH} *5	$I_0 = -40 \mu A$	2.2	_	_	V
"L" Output Voltage	V _{0L} *5	$I_0 = 0.2 \text{mA}$	_	_	0.4	V
ON Resistance	R _{ON} *6	$V_3 = V_{DD} = 3V$, $V_2 = V_5 = V_{SS} = 0V$, $ V_N - V_0 = 0.25V$	_		10	kΩ
Supply Current	I _{DD}	f _{CP} = 0Hz, No load	_	_	0.5	mA

^{*5} Applied to DO_{20} and DO_{40} .

^{*2} Applicable to DO_{20} and DO_{40} .

^{*3} Applicable to O_1 to O_{40} .

^{*6} Applied to O_1 to O_{40} .

Switching Characteristics (1)

 $(V_{DD} = 5V \pm 10\%, Ta = -30 \text{ to } +85^{\circ}C, C_{L} = 15pF)$


Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
"H", "L" Propagation Delay Time	t _{PLH} , t _{PHL}	_	_	_	250	ns
Clock Frequency	f _{CP}	Duty = 50%	_	_	3.3	MHz
Clock Pulse Width	t _{W (CP)}		125	_	_	ns
Load Pulse Width	t _{W (L)}	_	125	_	_	ns
Data Set-up Time DI \rightarrow CP	tsetup	_	50	_	_	ns
Data Hold Time DI \rightarrow CP	t _{HOLD}	_	50	_	_	ns
$CP \to LOAD$ Set-up Time	t _{CL}	_	250	_	_	ns
$LOAD \to CP$ Hold Time	t _{LC}	_	0	_	_	ns
CP Rise/Fall Time	$t_{r(CP)}, t_{f(CP)}$	_	_	_	50	ns
LOAD Rise/Fall Time	$t_{r(L)}, t_{f(L)}$		_	_	1	μs

Switching Characteristics (2)

(Only for static operation)


 $(V_{DD} = 3V \pm 0.5V, Ta = -30 \text{ to } +85^{\circ}C, C_{L} = 15pF)$

Dovometer	Cymahal	Condition	NA:	T	May	I Imit
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
"H", "L" Propagation Delay Time	t _{PLH} , t _{PHL}	_	_	_	800	ns
Clock Frequency	f _{CP}	Duty = 50%	_		1.0	MHz
Clock Pulse Width	t _{W (CP)}	_	300	_	_	ns
Load Pulse Width	t _{W (L)}	_	300	_	_	ns
$DI \to CP$ Set-up Time	t _{SETUP}	_	200	_	_	ns
$DI \to CP \; Hold \; Time$	t _{HOLD}	_	200			ns
$CP \to LOAD$ Set-up Time	t _{CL}	_	800		_	ns
$LOAD \to CP$ Hold Time	t _{LC}	_	0	_	_	ns
CP Rise/Fall Time	t _{r(CP)}		_		1	μs
LOAD Rise/Fall Time	tr(1), tf(1)	_	_	_	1	us




TIMING DIAGRAM

1/5 bias, 1/16 duty



Static Display



FUNCTIONAL DESCRIPTION

Pin Functional Description

• DI₁

The data (1st to 20th bit) from the LCD controller LSI is input to 20-bit shift register from DI_1 . (Positive logic)

DI₂₁

Data input to the shift register (21st to 41st bit).

Connecting DO₂₀ and DI₂₁ allows configuration of a 40-bit register.

If DI_{21} is not used, connect this pin to V_{SS} .

CP

Clock pulse input pin for the two 20-bit shift registers. The data is input to the 20-bit shift register at the falling edge of the clock pulse. A data set up time (t_{SETUP}) and data hold time (t_{HOLD}) are required between the DI1 and DI21 signals and a clock pulse.

DO₂₀

20th bit of the shift register contents is output from DO_{20} . The data which was input from DI_1 is output from this pin with a delay of the number of bits of the shift register (20), synchronized with the clock pulse. By connecting DO_{20} to DI_{21} , two 20-bit shift registers can be used as a 40-bit shift register.

DO₄₀

40th bit of the shift register contents is output from DO_{40} . The data which was input from DI_{21} is output from this pin with a delay of the number of bits of the shift register (20), synchronized with the clock pulse. By connecting DO_{40} to the next MSM5259's DI_1 , this LSI is applicable to a wide screen LCD.

Refer to the application circuit.

DF

Alternate signal input pin for LCD driving.

LOAD

Signal for latching the shift register contents is input from this pin. When the LOAD pin is set at "H" level, the shift register contents are transferred to the 40-bit 4-level driver. When LOAD pin is set at "L" level, the last display output data $(O_1 - O_{40})$, which was transferred when LOAD pin was at "H" level, is held.

V_{DD}, V_{SS}

Supply voltage pins.

 V_{DD} is generally set to 4.0 to 6.0V. V_{SS} is a ground pin ($V_{SS} = 0V$)

V₂, V₃, V₅

Bias supply voltage pins to drive the LCD. Bias voltage divided by the register is usually used as supply voltage source.

Refer to the application circuit.

For static operation, connect V_3 to V_{DD} and also connect V_2 , V_5 , to V_{SS} .


• O₁ to O₄₀

Display data output pin which corresponds to each data bit in the latch. One of V_{DD} , V_2 , V_3 and V_5 is selected as a display driving voltage source according to the combination of latched data level and DF signal. (Refer to the truth table below.)

Truth Table


Latched data	DF	Driver output level
"H"	Н	V ₅
(Select)	L	V_{DD}
"L"	Н	V ₃
(Non-select)	L	V ₂

LCD Driving Waveform (1/5 bias, 1/16 duty)




APPLICATION CIRCUITS

(Connected to MSM6222B-01 LCD Controller)




OKI Semiconductor




PACKAGE DIMENSIONS

(Unit: mm)




Notes for Mounting the Surface Mount Type Package

(Unit: mm)




Notes for Mounting the Surface Mount Type Package

(Unit: mm)



Notes for Mounting the Surface Mount Type Package

(Unit: mm)



Notes for Mounting the Surface Mount Type Package