## MSM5299C

80-DOT LCD SEGMENT DRIVER

## GENERAL DESCRIPTION

The MSM5299C is a dot matrix LCD segment driver LSI which is fabricated using CMOS low power metal gate technology. This LSI consists of an 80 -bit bidirectional shift register, 80-bit latch, 80-bit level shifter, and 80-bit 4-level driver.
It receives the 4-bit parallel display data transferred from a microcomputer or an LCD controller LSI such as MSM6255, then outputs the LCD driving waveform to the LCD.
This LSI is improved with respect to timing between load and clock in the switching characteristics of MSM5299A. ( $\mathrm{t}_{\mathrm{LC}}=200 \mathrm{~ns} \rightarrow 63 \mathrm{~ns}$ )
However, note that the timing regulations for the load signal leading edge are added.

## FEATURES

- Logic supply voltage : 4.5 to 5.5 V
- LCD driving voltage : 8 to 28 V
- Applicable LCD duty : $1 / 64$ to 1 / 256
- LCD Output 80
- 4-bit parallel data processing has improved the transfer speed to $1 / 4$ that of the conventional serial transfer, thereby achieving low power consumption
- Can be interfaced with the LCD controller LSI MSM6255
- Applicable common driver : MSM5298A (68 outputs)
- Package options :

100-pin plastic QFP (QFP100-P-1420-0.65-K) (Product name : MSM5299CGS-K)
100-pin plastic QFP (QFP100-P-1420-0.65-BK) (Product name : MSM5299CGS-BK)

## BLOCK DIAGRAM



## PIN CONFIGURATION (TOP VIEW)



NC : No connection

## 100-Pin Plastic QFP

Note : The abbreviated part number "M5299C" is imprinted on the package surface.

## ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Condition | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply Voltage (1) | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to +6 | V |
| Supply Voltage (2) | $\mathrm{V}_{\mathrm{LCD}}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}^{*}{ }^{*}$ | 0 to 30 | V |
| Input Voltage | $\mathrm{V}_{\mathrm{I}}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Storage Temperature | $\mathrm{T}_{\mathrm{STG}}$ | - | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

${ }^{*} 1 \mathrm{~V}_{\mathrm{DD}}>\mathrm{V}_{1}>\mathrm{V}_{3}>\mathrm{V}_{4}>\mathrm{V}_{\mathrm{EE}}$

## RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Condition | Range | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply Voltage (1) | $V_{D D}$ | - | 4.5 to 5.5 | V |
| Supply Voltage (2) | $V_{\mathrm{LCD}}$ | $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}$ | ${ }^{*} 1$ | 8 to 28 |
| Operating Temperature | $\mathrm{T}_{\mathrm{Op}}$ | - | -20 to +85 | ${ }^{\circ} \mathrm{C}$ |

${ }^{*} 1 V_{D D}>V_{1}>V_{3}>V_{4}>V_{E E}$

## ELECTRICAL CHARACTERISTICS

DC Characteristics

| $\left(V_{D D}=5 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-20\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| "H" Input Voltage | $V_{I H}{ }^{* 1}$ | - | $0.8 \mathrm{~V}_{\text {D }}$ | - | $V_{D D}$ | V |
| "L" Input Voltage | $\mathrm{V}_{\mathrm{IL}}{ }^{* 1}$ | - | $\mathrm{V}_{\text {S }}$ | - | $0.2 \mathrm{~V}_{\text {D }}$ | V |
| "H" Input Current | $\mathrm{I}_{\mathrm{IH}}{ }^{* 1}$ | $V_{1 H}=V_{D D}, V_{D D}=5.5 \mathrm{~V}$ | - | - | 1 | $\mu \mathrm{A}$ |
| L" Input Current | $I_{I L}^{* 1}$ | $\mathrm{V}_{\text {IL }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ | - | - | -1 | $\mu \mathrm{A}$ |
| "H" Output Voltage | $\mathrm{V}_{\mathrm{OH}}{ }^{* 2}$ | $\mathrm{I}_{0}=-0.2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ | $V_{D D}-0.4$ | - | - | V |
| "L" Output Voltage | $\mathrm{V}_{\text {OL }}{ }^{* 2}$ | $\mathrm{I}_{0}=0.2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ | - | - | 0.4 | V |
| ON Resistance | $\text { Ron }^{*} 4$ | $\begin{aligned} & \begin{array}{l} V_{D D}-V_{E E}=23 V \\ \left\|V_{N}-V_{0}\right\|=0.25 \mathrm{~V}, V_{D D}=4.5 \mathrm{~V} \end{array} \\ & \hline \end{aligned}$ | - | - | 4 | k $\Omega$ |
| Stand-by Current | IdDSBY | $\begin{aligned} & \mathrm{f}_{\mathrm{CP}}=1 \mathrm{MHz}, \mathrm{~V}_{\mathrm{DD}}=5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}=26 \mathrm{~V} \text {, no load } \end{aligned}$ | - | - | 200 | $\mu \mathrm{A}$ |
| Supply Current (1) | $\mathrm{I}_{\mathrm{DD} 1}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{CP}}=1 \mathrm{MHz}, \mathrm{~V}_{\mathrm{DD}}=5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}=26 \mathrm{~V} \text {, no load } \end{aligned}$ | - | - | 3 | mA |
| Supply Current (2) | Iv | $\begin{aligned} & \mathrm{f}_{\mathrm{CP}}=1 \mathrm{MHz}, \mathrm{~V}_{\mathrm{DD}}=5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}=26 \mathrm{~V} \text {, no load } \end{aligned}$ | - | - | $\pm 100$ | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{Cl}_{1}$ | $\mathrm{f}=1 \mathrm{MHz}$ | - | 5 | - | pF |

*1 Applicable to LOAD, CP, $\mathrm{D}_{0}$ to $\mathrm{D}_{3}, \overline{\mathrm{EL}}, \overline{\mathrm{ER}}, \mathrm{SHL}, \mathrm{DF}, \overline{\mathrm{DISP} \text { OFF }}$ pins
*2 Applicable to $\overline{\mathrm{EL}}, \overline{\mathrm{ER}}$ pins.
${ }^{*} 3 \mathrm{~V}_{\mathrm{N}}=\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{\mathrm{EE}}, \mathrm{V}_{4}=\frac{13}{15}\left(\mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}\right), \mathrm{V}_{3}=\frac{2}{15}\left(\mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}\right), \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{1}$
*4 Applicable to $\mathrm{O}_{1}$ to $\mathrm{O}_{80}$ pins.
*5 Display data $1010, \mathrm{f}_{\mathrm{DF}}=40 \mathrm{~Hz}$, current that flows from $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{\mathrm{SS}}$ when the display data is not clocked in.
*6 Display data $1010, \mathrm{f}_{\mathrm{DF}}=40 \mathrm{~Hz}$, current that flows from $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{\mathrm{SS}}$ when the display data is clocked in.
*7 Display data $1010, \mathrm{f}_{\mathrm{DF}}=40 \mathrm{~Hz}$, current that flows to each of the $\mathrm{V}_{1}, \mathrm{~V}_{3}$ and $\mathrm{V}_{4}$ pins.

## Switching Characteristics

$\left(V_{D D}=5 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-20\right.$ to $\left.+75^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}\right)$

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock Frequency | $\mathrm{f}_{\mathrm{CP}}$ | $\mathrm{DUTY}=50 \%$ | - | - | 3.4 | MHz |
| Clock, Load Pulse Width | $\mathrm{t}_{\mathrm{W}}$ | - | 100 | - | - | ns |
| Clock Pulse Rise/Fall Time | $\mathrm{t}_{r} \mathrm{t}_{\mathrm{f}}$ | - | - | - | 50 | ns |
| Data Setup Time | $\mathrm{t}_{\mathrm{DSU}}$ | - | 50 | - | - | ns |
| Data Hold Time | $\mathrm{t}_{\mathrm{DHD}}$ | - | 80 | - | - | ns |
| Clock $\rightarrow$ Load Time | $\mathrm{t}_{\mathrm{CL}}$ | - | 63 | - | - | ns |
| Load Setup Time | $\mathrm{L}_{\mathrm{LSU} 1}$ | - | 90 | - | - | ns |
| Load Setup Time | $\mathrm{t}_{\mathrm{LSU}}$ | - | 90 | - | - | ns |
| Load $\rightarrow$ Clock Time | $\mathrm{t}_{\mathrm{LC}}$ | - | 63 | - | - | ns |
| Propagation Delay Time | $\mathrm{t}_{\mathrm{FHL}}$ | - | - | - | 224 | ns |
| $\overline{\text { ER, } \overline{E L} \text { Setup Time }}$ | $\mathrm{t}_{\mathrm{ESU}}$ | - | 70 | - | - | ns |



## FUNCTIONAL DESCRIPTION

Pin Functional Description

- $\overline{E R}, \overline{E L}$

| Pin | Input/Output | SHL | Description |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{ER}}$ | Input |  | Input pin to ENABLE F/F of MSM5299C. |
| EL | Output | L | Output pin of ENABLE F/F. EL is connected to next MSM5299C's $\overline{\mathrm{ER}}$ when MSM5299Cs are connected in series (cascade connection). |
| EL | Input |  | Input pin to ENABLE F/F of MSM5299C. |
| $\overline{E R}$ | Output | H | Output pin of ENABLE F/F. ER is connected to next MSM5299C's EL when MSM5299Cs are connected in series (cascade connection). |

When a single MSM5299C device is used, $\overline{\mathrm{ER}}(\overline{\mathrm{EL}})$ should be set at "L" level.
When a cascade connection is required, set the first MSM5299C's $\overline{\mathrm{ER}}(\overline{\mathrm{EL}})$ pin at "L" level and connect the next MSM5299C's $\overline{\mathrm{EL}}(\overline{\mathrm{ER}})$ pin to the further next MSM5299C's $\overline{\mathrm{ER}}(\overline{\mathrm{EL}})$ pin.

- CP

Clock pulse input pin for the 4-bit parallel shift register. The data is shifted to the 4 -bit parallel shift register at the falling edge of the clock pulse.

- SHL
$\overline{\mathrm{ER}}$ and $\overline{\mathrm{EL}}$ can be used as either an input pin or an output pin based on the $\mathrm{H} / \mathrm{L}$ condition of SHL. The shift direction of each data $\left(\mathrm{D}_{0}\right.$ to $\left.\mathrm{D}_{3}\right)$, the Input/Output condition of $\overline{\mathrm{ER}}$ and $\overline{\mathrm{EL}}$ and the H/L condition of SHL are described in the table below.

| SHL | $\overline{E R}$ | EL | Shift direction |
| :---: | :---: | :---: | :---: |
| L | Input | Output | $\begin{aligned} & D_{0} \rightarrow 0_{1} \rightarrow 0_{5} \cdots \cdots \rightarrow 0_{77} \\ & D_{1} \rightarrow 0_{2} \rightarrow 0_{6} \cdots \cdots \rightarrow 0_{78} \\ & D_{2} \rightarrow 0_{3} \rightarrow 0_{7} \cdots \cdots \rightarrow 0_{79} \\ & D_{3} \rightarrow 0_{4} \rightarrow 0_{8} \cdots \cdots \rightarrow 0_{80} \end{aligned}$ |
| H | Output | Input | $\begin{aligned} & \mathrm{D}_{0} \rightarrow 0_{80} \rightarrow 0_{76} \cdots \cdots=0_{4} \\ & \mathrm{D}_{1} \rightarrow 0_{79} \rightarrow 0_{75} \cdots \cdots=0_{3} \\ & \mathrm{D}_{2} \rightarrow 0_{78} \rightarrow 0_{74} \cdots \cdots 0_{2} \\ & \mathrm{D}_{3} \rightarrow 0_{77} \rightarrow 0_{73} \cdots \cdots=0_{1} \end{aligned}$ |
|  |  |  |  |

- $D_{0}, D_{1}, D_{2}, D_{3}$

Display data input pins for $4 \times 20$-bit shift register. The display data is clocked into these pins. The combinations of $D_{0}$ to $D_{3}, D F$ signal level, display data output level and the display on the LCD panel are described in the table below.

| $\mathbf{D}_{\mathbf{0}}-\mathbf{D}_{\mathbf{3}}$ | DF | Liquid crystal drive output | Liquid crystal dispaly |
| :---: | :---: | :---: | :---: |
| L | L | Non-select level $\left(\mathrm{V}_{3}\right)$ | OFF |
| $H$ | L | Select level $\left(\mathrm{V}_{1}\right)$ | ON |
| L | H | Non-select level $\left(\mathrm{V}_{4}\right)$ | OFF |
| $H$ | H | Select level $\left(V_{E E}\right)$ | ON |

- LOAD

The signal for latching the shift register contents is input to this pin. The display data stored in the shift register is latched at the falling edge of the LOAD pulse.

- DF

Alternate signal input pin for LCD driving. Frame inversion signal is input to this pin.

- $\mathbf{V}_{\mathrm{DD}}, \mathbf{V}_{\mathbf{S S}}$

Supply voltage pins. $\mathrm{V}_{\mathrm{DD}}$ should be 4.5 to 5.5 V . $\mathrm{V}_{\mathrm{SS}}$ is a ground pin $\left(\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}\right)$.

- $\mathbf{V}_{1}, \mathbf{V}_{3}, \mathbf{V}_{4}, \mathbf{v}_{\mathrm{EE}}$

Bias supply voltage pin to drive the LCD. Bias voltage to drive the LCD is supplied from an external source.

## - $\mathrm{O}_{1}$ to $\mathrm{O}_{80}$

Display data output pins which correspond to the respective latch contents. One of $\mathrm{V}_{1}, \mathrm{~V}_{3}$, $\mathrm{V}_{4}$ and $\mathrm{V}_{\text {EE }}$ is selected as a display driving voltage source based on the combination of the latched data level and DF signal. (Refer to the Truth Table).
The outputs $\mathrm{O}_{1}$ to $\mathrm{O}_{80}$ are connected to the segment side of the LCD panel.

- DISP OFF

Input pin for controlling the outputs of $\mathrm{O}_{1}$ to $\mathrm{O}_{80} . \mathrm{V}_{1}$ level is output from $\mathrm{O}_{1}$ to $\mathrm{O}_{80}$ pins during "L" level input. Refer to the Truth Table.

## Truth Table

| DF | Latched data | DISP OFF | Driver output level (0 $\left.\mathbf{O}_{1} \mathbf{O}_{80}\right)$ |
| :---: | :---: | :---: | :---: |
| $L$ | L | H | $\mathrm{V}_{3}$ |
| L | H | H | $\mathrm{V}_{1}$ |
| $H$ | L | H | $\mathrm{V}_{4}$ |
| $H$ | $H$ | H | $\mathrm{V}_{\mathrm{EE}}$ |
| X | X | L | $\mathrm{V}_{1}$ |

## NOTES ON USE

Note the following when turning power on and off :
The LCD drivers of this IC require a high voltage. For this reason, if a high voltage is applied to the LCD drivers with the logic power supply floating, excess current flows. This may damage the IC. Be sure to carry out the follwing power-on and power-off sequences :

When turning power on :
First $V_{D D} O N$, next $V_{E^{\prime}}, V_{4^{\prime}}, V_{3^{\prime}} V_{1} O N$. Or both $O N$ at the same time.
When turning power off :
First $V_{E E^{\prime}}, V_{4^{\prime}} V_{3^{\prime}}, V_{1}$ OFF, next $V_{D D}$ OFF. Or both OFF at the same time.

## PACKAGE DIMENSIONS

(Unit : mm)


Notes for Mounting the Surface Mount Type Package
The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.
Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).


Notes for Mounting the Surface Mount Type Package
The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.
Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

