

MSM5416258A**262,144-Word × 16-Bit DYNAMIC RAM : FAST PAGE MODE TYPE WITH EDO****DESCRIPTION**

The MSM5416258A is a 262,144-word × 16-bit dynamic RAM fabricated in Oki's CMOS silicon gate technology. The MSM5416258A achieves high integration, high-speed operation, and low-power consumption because Oki manufactures the device in a quadruple-layer polysilicon/double-layer metal CMOS process. The MSM5416258A is available in a 44/40-pin plastic TSOP.


FEATURES

- 262,144-word × 16-bit configuration
- Single 5.0 V power supply, ±0.5 V tolerance
- Input: TTL compatible
- Output: TTL compatible, 3-state
- Refresh: 512 cycles/8 ms
- Fast page mode with EDO, read modify write capability
- Byte wide control: 2 $\overline{\text{CAS}}$ control
- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, hidden refresh, $\overline{\text{RAS}}$ only refresh capability
- Package :
44/40-pin 400 mil plastic TSOP (Type II) (TSOPII44/40-P-400-0.80-K) (Product : MSM5416258A-xxTS-K)
xx indicates speed rank.

PRODUCT FAMILY

Family	Access Time (Max.)				Cycle Time (Min.)		Power Dissipation (Max.)
	t _{RAC}	t _{AA}	t _{CAC}	t _{OEA}	t _{RC}	t _{HPC}	
MSM5416258A-40	40 ns	22 ns	10 ns	10 ns	80 ns	15 ns	825 mW
MSM5416258A-45	45 ns	24 ns	12 ns	12 ns	90 ns	20 ns	770 mW

PIN CONFIGURATION (TOP VIEW)




44/40-Pin Plastic TSOP (II)
(K Type)

Pin Name	Function
A0 - A8	Address Input
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{LCAS}}, \overline{\text{UCAS}}$	Column Address Strobe
DQ0 - DQ15	Data - Input / Data - Output
$\overline{\text{WE}}$	Write Enable
$\overline{\text{OE}}$	Output Enable
V _{CC}	Power Supply (5.0 V)
V _{SS}	Ground (0 V)
NC	No Connection
V _{SS} *	Ground (0 V)*

Note: The same power supply voltage must be provided to every V_{CC} pin, and the same GND voltage level must be provided to every V_{SS} pin.

: For improved signal integrity, it is recommended to connect the V_{SS} pins, pin 13 and pin 32, to GND: the pins are electrically connected to internal GND.

BLOCK DIAGRAM



FUNCTION TABLE

Input Pin					DQ Pin		Function Mode
RAS	LCAS	UCAS	WE	OE	DQ0 - DQ7	DQ8 - DQ15	
H	*	*	*	*	High-Z	High-Z	Standby
L	H	H	*	*	High-Z	High-Z	Refresh
L	L	H	H	L	D _{OUT}	High-Z	Lower Byte Read
L	H	L	H	L	High-Z	D _{OUT}	Upper Byte Read
L	L	L	H	L	D _{OUT}	D _{OUT}	Word Read
L	L	H	L	H	D _{IN}	Don't Care	Lower Byte Write
L	H	L	L	H	Don't Care	D _{IN}	Upper Byte Write
L	L	L	L	H	D _{IN}	D _{IN}	Word Write
L	L	L	H	H	High-Z	High-Z	—

*: "H" or "L"

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on Any Pin Relative to V_{SS}	V_T	$T_a = 25^\circ\text{C}$	-1.0 to 7.0	V
Short Circuit Output Current	I_{OS}	$T_a = 25^\circ\text{C}$	50	mA
Power Dissipation	P_D	$T_a = 25^\circ\text{C}$	1	W
Operating Temperature	T_{opr}	—	0 to 70	$^\circ\text{C}$
Storage Temperature	T_{stg}	—	-55 to 150	$^\circ\text{C}$

Recommended Operating Conditions

($T_a = 0^\circ\text{C}$ to 70°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Power Supply Voltage	V_{CC}	4.5	5.0	5.5	V
	V_{SS}	0	0	0	V
Input High Voltage	V_{IH}	2.4	—	$V_{CC} + 1.0$	V
Input Low Voltage	V_{IL}	-1.0	—	0.8	V

Capacitance

($V_{CC} = 5.0\text{ V} \pm 0.5\text{ V}$, $T_a = 25^\circ\text{C}$, $f = 1\text{ MHz}$)

Parameter	Symbol	Typ.	Max.	Unit
Input Capacitance (A0 - A8)	C_{IN1}	—	5	pF
Input Capacitance ($\overline{\text{RAS}}$, $\overline{\text{LCAS}}$, $\overline{\text{UCAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$)	C_{IN2}	—	7	pF
Input / Output Capacitance (DQ0 - DQ15)	$C_{I/O}$	—	7	pF

DC Characteristics

(V_{CC} = 5.0 V ±0.5 V, Ta = 0°C to 70°C)

Parameter	Symbol	Condition	MSM5416258A -40		MSM5416258A -45		Unit	Note
			Min.	Max.	Min.	Max.		
Output High Voltage	V _{OH}	I _{OH} = -2.5 mA	2.4	V _{CC}	2.4	V _{CC}	V	
Output Low Voltage	V _{OL}	I _{OL} = 2.0 mA	0	0.4	0	0.4	V	
Input Leakage Current	I _{LI}	0 V ≤ V _I ≤ V _{CC}	-10	10	-10	10	μA	
Output Leakage Current	I _{LO}	DQi Disable 0 V ≤ V _O ≤ 5.5 V	-10	10	-10	10	μA	
Average Power Supply Current (Operating)	I _{CC1}	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$ Cycling, t _{RC} = Min.	—	150	—	140	mA	1, 2
Power Supply Current (Standby)	I _{CC2}	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$ = V _{IH}	—	3	—	3	mA	1
Average Power Supply Current (RAS Only Refresh)	I _{CC3}	$\overline{\text{RAS}}$ = Cycling, $\overline{\text{CAS}}$ = V _{IH} , t _{RC} = Min.	—	150	—	140	mA	1, 2
Average Power Supply Current (Fast Page Mode)	I _{CC4}	$\overline{\text{RAS}}$ = V _{IL} , $\overline{\text{CAS}}$ Cycling, t _{HPC} = Min.	—	130	—	115	mA	1, 3
Average Power Supply Current (CAS before RAS Refresh)	I _{CC5}	$\overline{\text{RAS}}$ = Cycling, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$	—	150	—	140	mA	1, 2

- Notes :
1. I_{CC} Max. is specified as I_{CC} for output open condition.
 2. The address can be changed once or less while $\overline{\text{RAS}}$ = V_{IL}.
 3. The address can be changed once or less while $\overline{\text{CAS}}$ = V_{IH}.

AC Characteristics (1/2)

 $(V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}, T_a = 0^\circ\text{C to } 70^\circ\text{C})$

Parameter	Symbol	MSM5416258A -40		MSM5416258A -45		Unit	Note
		Min.	Max.	Min.	Max.		
Random Read or Write Cycle Time	t_{RC}	80	—	90	—	ns	
Read Modify Write Cycle Time	t_{RWC}	115	—	130	—	ns	
Fast Page Mode Cycle Time	t_{HPC}	15	—	20	—	ns	
Fast Page Mode Read Modify Write Cycle Time	t_{PRWC}	55	—	60	—	ns	
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	40	—	45	ns	7, 12, 13
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	10	—	12	ns	7, 12
Access Time from Column Address	t_{AA}	—	22	—	24	ns	7, 13
Access Time from $\overline{\text{OE}}$	t_{OEA}	—	10	—	12	ns	
Access Time from $\overline{\text{CAS}}$ Precharge	t_{CPA}	—	22	—	24	ns	7, 12
Output Low Impedance Time from $\overline{\text{CAS}}$	t_{CLZ}	0	—	0	—	ns	
Data Hold After $\overline{\text{CAS}}$ Low	t_{COH}	3	—	3	—	ns	17
Output Buffer Turn-off Delay Time	t_{OFF}	3	8	3	8	ns	8
Output Buffer Turn-off Delay Time from $\overline{\text{OE}}$	t_{OEZ}	3	8	3	8	ns	8
Output Buffer Turn-off Delay Time from $\overline{\text{RAS}}$	t_{REZ}	1.5	8	1.5	8	ns	8
Output Buffer Turn-off Delay Time from $\overline{\text{WE}}$	t_{WEZ}	3	8	3	8	ns	8
Transition Time	t_T	2	35	2	35	ns	
Refresh Period	t_{REF}	—	8	—	8	ms	
$\overline{\text{RAS}}$ Precharge Time	t_{RP}	30	—	35	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t_{RAS}	40	10,000	45	10,000	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	t_{RASp}	40	100,000	45	100,000	ns	
$\overline{\text{RAS}}$ Hold Time	t_{RSH}	8	—	10	—	ns	
$\overline{\text{RAS}}$ Hold Time Reference to $\overline{\text{OE}}$	t_{ROH}	8	—	8	—	ns	
$\overline{\text{CAS}}$ Precharge Time	t_{CP}	5	—	6	—	ns	
$\overline{\text{CAS}}$ Pulse Width	t_{CAS}	6	10,000	7	10,000	ns	
$\overline{\text{CAS}}$ Hold Time	t_{CSH}	35	—	35	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t_{CRP}	5	—	5	—	ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t_{RHCP}	22	—	24	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t_{RCD}	18	30	18	30	ns	12
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	13	18	13	18	ns	13
Row Address Set-up Time	t_{ASR}	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	8	—	8	—	ns	
Column Address Set-up Time	t_{ASC}	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	6	—	6	—	ns	
Column Address Hold Time from $\overline{\text{RAS}}$	t_{AR}	30	—	30	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t_{RAL}	22	—	24	—	ns	

AC Characteristics (2/2)


(V_{CC} = 5.0 V ±0.5 V, Ta = 0°C to 70°C)

Parameter	Symbol	MSM5416258A -40		MSM5416258A -45		Unit	Note
		Min.	Max.	Min.	Max.		
Read Command Set-up Time	t _{RCS}	0	—	0	—	ns	
Read Command Hold Time	t _{RCH}	0	—	0	—	ns	9
Read Command Hold Time Reference to $\overline{\text{RAS}}$	t _{RRH}	0	—	0	—	ns	9
$\overline{\text{WE}}$ Pulse Width (DQ Disable)	t _{WEP}	10	—	10	—	ns	
Write Command Set-up Time	t _{WCS}	0	—	0	—	ns	11
Write Command Hold Time	t _{WCH}	6	—	6	—	ns	
Write Command Pulse Width	t _{WP}	6	—	6	—	ns	
Write Command Hold Time from $\overline{\text{RAS}}$	t _{WCR}	30	—	30	—	ns	
$\overline{\text{OE}}$ Command Hold Time	t _{OEH}	6	—	7	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t _{CWL}	6	—	7	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t _{RWL}	8	—	9	—	ns	
Data to $\overline{\text{CAS}}$ Delay Time	t _{DZC}	0	—	0	—	ns	
Data to $\overline{\text{OE}}$ Delay Time	t _{DZO}	0	—	0	—	ns	
Data-in Set-up Time	t _{DS}	0	—	0	—	ns	10
Data-in Hold Time	t _{DH}	6	—	7	—	ns	10
Data-in Hold Time referenced to $\overline{\text{RAS}}$	t _{DHR}	30	—	30	—	ns	
$\overline{\text{OE}}$ to Data-in Delay Time	t _{OED}	8	—	8	—	ns	
$\overline{\text{OE}}$ "L" to $\overline{\text{CAS}}$ "H" Lead Time	t _{OCH}	10	—	10	—	ns	
$\overline{\text{CAS}}$ "H" to $\overline{\text{OE}}$ "L" Lead Time	t _{CHO}	10	—	10	—	ns	
Hi-Z Command Pulse Width	t _{OEP}	10	—	10	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{CWD}	22	—	22	—	ns	11
Column Address to $\overline{\text{WE}}$ Delay Time	t _{AWD}	32	—	32	—	ns	11
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{RWD}	50	—	55	—	ns	11
$\overline{\text{CAS}}$ Active Delay Time from $\overline{\text{RAS}}$ Precharge	t _{RPC}	0	—	0	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Set-up Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$)	t _{CSR}	10	—	10	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$)	t _{CHR}	10	—	10	—	ns	


- Notes:
1. All voltages are referenced to V_{SS} .
 2. This parameter is dependent upon the cycle rate.
 3. This parameter is dependent upon the output loading. Specified values are obtained with the output open.
 4. An initial pause of 200 μ s is required after power-up, followed by any 8 \overline{RAS} cycles. (Example : \overline{RAS} -only-refresh) before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 \overline{CAS} before \overline{RAS} cycles instead of 8 \overline{RAS} cycles are required.
 5. The AC characteristics assume $t_T = 5$ ns.
 6. V_{IH} (Min.) and V_{IL} (Max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 7. Data outputs are measured with a load of 50 pF. DOUT reference levels: $V_{OH}/V_{OL} = 2.0$ V/1.4 V. Note that V_{OL} is defined as 1.4 V when V_{SS}^* pins, pin 13 and pin 32, were open. The data output measurements under $V_{OH}/V_{OL} = 2.0$ V/0.8 V are guaranteed when V_{SS}^* pins, pin 13 and pin 32, were connected to GND.
 8. t_{REZ} (Max.), t_{OFF} (Max.), t_{WEZ} (Max.) and t_{OEZ} (Max.) define the time at which the outputs achieve the open circuit condition and are not referenced to output voltage levels. This parameter is sampled and not 100% tested.
 9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
 10. These parameters are referenced to \overline{CAS} leading edge of early write cycles and to \overline{WE} leading edge in \overline{OE} -controlled write cycles and read-modify-write cycles.
 11. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}$ (Min.), the cycle is an early write cycle and the data out pins will remain open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD}$ (Min.), $t_{CWD} \geq t_{CWD}$ (Min.) and $t_{AWD} \geq t_{AWD}$ (Min.), the cycle is a read-modify-write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out is indeterminate.
 12. Operation within the t_{RCD} (Max.) limit insures that t_{RAC} (Max.) can be met. t_{RCD} (Max.) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD} (Max.) limit, then access time is controlled by t_{CAC} .
 13. Operation within the t_{RAD} (Max.) limit ensures that t_{RAC} (Max.) can be met. t_{RAD} (Max.) is specified as a reference point only: If t_{RAD} is greater than the specified t_{RAD} (Max.) limit, then access time is controlled by t_{AA} .
 14. Input levels at the AC testing are 3.0 V/0 V.
 15. Addresses (A0 - A8) may be changed two times or less while $\overline{RAS} = V_{IL}$.
 16. Addresses (A0 - A8) may be changed once or less while $\overline{CAS} = V_{IH}$ and $\overline{RAS} = V_{IL}$.
 17. This is guaranteed by design. ($t_{COH} = t_{CAC}$ - output transition time). This parameter is not 100% tested.
 18. This parameter is dependent upon the number of address transitions. Specified values are measured with a maximum of two transitions per address cycle in Fast Page Mode.

TIMING WAVEFORM


Read Cycle ($\overline{\text{RAS}}$ Output Control)




Read Cycle ($\overline{\text{CAS}}$ Output Control)




Early Write Cycle ($\overline{\text{LCAS}}$ and $\overline{\text{UCAS}}$ Active)




Late Write Cycle ($\overline{\text{LCAS}}$ and $\overline{\text{UCAS}}$ Active)




Read Modify Write Cycle ($\overline{\text{LCAS}}$ and $\overline{\text{UCAS}}$ Active)




Fast Page Mode Read Cycle




Fast Page Mode Read High-Z Operation



Fast Page Mode Early Write Cycle




Fast Page Mode Read Modify Write Cycle




 "H" or "L"


CAS before RAS Refresh Cycle



Hidden Refresh Cycle




RAS Only Refresh Cycle



PACKAGE DIMENSIONS

(Unit : mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, TQFP, LQFP, SOJ, QFJ (PLCC), SHP, and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person on the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

NOTICE

1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.
9. MS-DOS is a registered trademark of Microsoft Corporation.

Copyright 1998 Oki Electric Industry Co., Ltd.