OKI Semiconductor

This version: Jan. 1998 Previous version: Nov. 1996

MSM6926/6946

300 bps Single Chip FSK MODEM

GENERAL DESCRIPTION

The MSM6926 and the MSM6946 are OKI's 300 bps single chip modem series which transmit and receive serial, binary data over a switched telephone network using frequency shift keying (FSK). The MSM6926 is compatible with ITU-T V.21 series data sets, while the MSM6946 is compatible with Bell 103 series data sets.

These devices provide all the necessary modulation, demodulation, and filtering required to implement a serial, asynchronous communication link.

OKI's single chip modem series is designed for users who are not telecommunication experts and are easy to use cost effective alternative to standard discrete modem design.

CMOS LSI technology provides the advantages of small size, low power, and increased reliability.


The design of the integrated circuit assures compatibility with a broad base of installed low speed modems and acoustic couplers. Applications include interactive terminals, desk top computers, point of sale equipment, and credit verification systems.

FEATURES


- Compatible with ITU-T V.21 (MSM6926)
- Compatible with BELL 103 (MSM6946)
- CMOS silicon gate process
- Switched capacitor and advanced CMOS analog technology
- Data rate from 0 to 300 bps
- Full duplex (2-Wire)
- Originate and Answer modes
- Selectable built-in timers and external delay timers possible
- All filtering, modulation, demodulation, and DTE interface on chip
- TTL compatible digital interface
- Low power dissipation: 90 mW Typ.
- Package options:

28-pin plastic DIP	(DIP28-P-600-2.54)	(Product name: MSM6926RS)
•		(Product name: MSM6946RS)
44-pin plastic QFP	(QFP44-P-910-0.80-K)	(Product name: MSM6926GS-K)
		(Product name: MSM6946GS-K)
	(QFP44-P-910-0.80-2K)	(Product name: MSM6926GS-2K)
		(Product name: MSM6946GS-2K)


BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)



28-Pin Plastic DIP



44-Pin Plastic QFP

Note: *: Both No. 17 pin and No. 39 pin are set to be at V_A level by setting No. 33 pin at V_A

level.

NC: No connect pin

PIN DESCRIPTIONS

Power

Mana	Pin	No.).	Description			
Name	RS	GS-K	I/O	Description			
DG	15	19		Ground reference of V _D (digital ground)			
AG	19	23	_	Ground reference of V _A (digital ground)			
VA	24	33	_	Supply voltage (+12 V nominal)			
V_{D}	26	35	_	Supply voltage (+5 V nominal)			

Clocks

NI	Pin	No.	.,,	December 1				
Name	RS	GS-K	I/O	Description				
X1	1	41	_	Master clock timing is provided by either a series resonant crystal (3.579545 MHz ±0.01%) connected across X1 and X2, or by an external TTL/CMOS clock driving				
X2	2	42	_	X2 with AC coupling. In this latter case, X1 is left unconnected. See Fig. 10.				
CLK	3	43	0	873.9 Hz clock output. This clock is used to implement external delay circuits etc.				

Control

NI -	Pin	No.	December 11	
Name	RS	GS-K	I/O	Description
LT	4	44	I	Digital loop back test. During digital "High", any data sent on the X_D pin will appear on the RD pin, and any data sent on the $\overline{RS1}$ pin will immediately appear on the \overline{CS} pin. Any data demodulated from the received carrier on the A_{IN} pin will be the modulated data to implement the transmitted carrier. In this case, sending the transmitted carrier to the phone line depends on the \overline{CC} , but never on $\overline{RS1}$.
CC	5	2	Ι	During digital loop back test, the data on this pin becomes a control signal for sending the transmitted carrier to the phone line in place of RS1.
RS2	8	8	I	When an external circuit gives the RS/CS delay time which is not within the device as required, this pin should be connected to the external circuit output. See Fig. 11.
CD1	11	12	0	The fast carrier detection output. This pin is internally connected to the input of the built-in carrier detect delay circuit. When an external delay circuit provides the delay time which is not within the device as required, the $\overline{\text{CD1}}$ should be connected to the external circuit input. See Fig. 11.
CD2	12	13	1/0	When an external circuit gives the carrier detect delay time which is not within the device as required, this pin becomes the input pin for the external circuit output signal. In other cases (when using the delay time within the device, the data on the TS1 or TS2 is not digital "High"), this pin becomes the Carrier detect signal output.
RD1	13	14	0	The RD1 data is demodulated data from the received carrier and the RD2 is the input of the following logic circuits referred to in Fig. 12. Usually, the RD1 data is input directly to RD2. In some cases, as input data to RD2, the data that is
RD2	14	16	_	controlled by NCU (Network control unit) etc. may be required in stead of the RD1 data.
CDR1	16	20	0	These two pins are the output (CRD1) and inverting input (CDR2) of the buffer operational amplifier of which the noninverting input is connected to the built-in voltage reference, stabilized to variations in the supply voltage and temperature. See Fig. 13. An adequate carrier-detect level can be set by selecting the ratio of
CDR2	17	21	l	R_8 to R_9 . Therefore, the loss in the received carrier level by phone-line transformer can be compensated by adjusting the ratio of R_8 to R_9 . R_8 + R_9 should be greater than 50 k Ω .
M	22	31	I	Answer/Originate mode select. During digital "High", the originate mode is selected. A low input selects the answer mode.
FT	23	32	I	This pin may be used for device tests only. During digital "High", the A_0 pin will be connected to receiving filter output instead of transmitting filter output.
TS1	27	36	I	RS/CS delay and carrier detect delay options referred to chapter about timing characteristics are selected by TS1 and TS2 inputs. Be careful that each delay can not be individually selected. If another delay time than the ones within the device are required as an ention, input a digital "High" to the TS1 and TS2 pin
TS2	28	38	I	device are required as an option, input a digital "High" to the TS1 and TS2 pin and implement the external delay circuits to obtain the desired delay characteristics. In this case, the CD2 pin becomes not only the input for the external circuit output signal, but also the Carrier detect output. See Fig. 11.

Input/Output

NI	Name Pin No.			December 1
Name	RS	GS-K	I/O	Description
CS	6	3	0	Clear to send signal output. The digital "High" level indicates the "OFF" state and digital "Low" indicates the "ON" state. This output goes "Low" at the end of a delay (RS/CS delay) initiated when RS1 (Request to send) goes "Low".
RS1	7	4	I	Request to send signal input. The digital "High" level indicates the "OFF" state. The digital "Low" level indicates the "ON" state and instructs the modem to enter the transmit mode. This input must remain "Low" for the duration of data transmission. "High" turns the transmitter off.
XD	9	9	I	This is digital data to be modulated and transmitted via A_0 . Digital "High" will be transmitted as "Mark". Digital "Low" will be transmitted as "Space". No signal appears at A_0 unless $\overline{\text{RS1}}$ is "Low".
RD	10	10	0	Digital data demodulated from A _{IN} is serially available at this output. Digital "High" indicates "Mark" and digital "Low" indicates "Space". For example, under the following condition, this output is forced to be "Mark" state because the data may be invalid. • When CD2 (Carrier detect) is in the "OFF" state.
SG2	18	22	0	The SG1 and ST2 are built-in analog signal grounds. SG2 is used only for Carrier detect function. The DC voltage of SG1 is approximately 6 V, so the analog line interface must be implemented by AC coupling. See Fig. 9. To make
SG1 20 24 0		0	impedance lower and ensure the device performance, it is necessary to put bypass capacitors on SG1 and SG2 in close physical proximity to the device.	
A _{IN}	21	26	I	This is the input for the analog signal from the phone line. The modem extracts the information in this modulated carrier and converts it into a serial data stream for presentation at RD output.
A ₀	25	34	0	This analog output is the modulated carrier to be conditioned and sent over the phone line.

ABSOLUTE MAXIMUM RATINGS

Parameter		Symbol	Condition	Rating	Unit
Dower Supply Voltage		V _A		−0.3 to 15	
Power Supply Voltage		V_D	Ta = 25°C	-0.3 to 7	
Analog Input Voltage	*1	V _{IA}	With respect to AG or DG	-0.3 to V _A + 0.3	V
Digital Input Voltage	*2	V _{ID}	10714 01 54	-0.3 to V _D + 0.3	
Operating Temperature		T _{op}	_	0 to +70	00
Storage Temperature		T _{STG}	_	-55 to 150	°C

^{*3} $\overline{CD2}$ is I/O terminal

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
	VA	With respect to AG	10.8	12.0	13.2	
Power Supply Voltage	VD	With respect to DG	4.75	5.00	5.25	V
	AG, DG	_	_	0	_	
Operating Temperature	T _{op}	_	0	_	70	°C
CRYSTAL	_	_	_	3.579545	_	MHz
R ₁	_	Transformer impedance = 600Ω	_	600	_	Ω
R ₂	_		_	51	_	
R ₃	_		_	51	_	
R ₄	_		_	51	_	
R ₅	_		_	51	_	kΩ
R ₆	_	_	_	51	_	K22
R ₇	_		_	51	_	
R ₈	_		_	33	_	
R ₉	_		_	51	_	
C_0, C_1	_		_	0.047	_	
C_2	_		_	2.2	_	
C_3	_		22		_	
C ₄	_	_	0.01	_	_	μF
C ₅			_	10	_	
$\overline{C_6}$	_		_	10	_	

Application circuits using above conditions are provided in Fig. 8.

ELECTRICAL CHARACTERISTICS

DC and Digital Interface Characteristics

 $(V_A = 12 \text{ V } \pm 10\%, V_D = 5 \text{ V } \pm 5\%, Ta = 0 \text{ to } 70^{\circ}\text{C})$

Parameter		Symbol	Condition	Min.	Тур.	Max.	Unit
		IA	Ordinary	_	7.5	15.0	
Power Supply Current		I _D	operation	_	1.0	2.0	mA
land the land of the second	*1	I _{IL}	V _I = 0 V	-10	_	10	
Input Leakage Currnet	^1	I _{IH}	$V_I = V_D$	-10	_	10	μΑ
Input Voltage	*1	V _{IL}	_	0	_	0.8	
Input Voltage	1	V _{IH}	_	2.2	_	V_D	V
Output Valtage	*0	V _{OL}	$I_{0L} = 1.6 \text{ mA}$	0	_	0.4] V
Output Voltage	*2	V _{OH}	$I_{OH} = 400 \mu\text{A}$	$0.8 \times VD$	_	V_D	

^{*1} LT, \overline{CC} , $\overline{RS1}$, $\overline{RS2}$, XD, $\overline{CD2}$, RD2, M, FT, T_{S1} , T_{S2}

^{*2} CLK, $\overline{\text{CS}}$, RD, $\overline{\text{CD1}}$, $\overline{\text{CD2}}$, RD1

^{*3} $\overline{\text{CD2}}$ is I/O terminal.

Analog Interface Characteristics

1. MSM6926

Transmit carrier out (A_O)

(V_A = 12 V $\pm 10\%$, V_D = 5 V $\pm 5\%$, Ta = 0 to 70°C)

Parameter		Symbol	Condition	Min.	Тур.	Max.	Unit
ORIGINATE MODE	Mark 1	f _{OM}		974	980	986	
Carrier Frequency	Space 0	f _{0S}	f _{CRYSTAL} = 3.579545 MHz	1174	1180	1186	11-
ANSWER MODE	Mark 1	f _{AM}	1CRYSTAL - 0.37 3343 WITZ	1644	1650	1656	Hz
Carrier Frequency	Space 0	f _{AS}		1844	1850	1856	
Output Resistance		R _{OXA}	_	_		200	Ω
Load Resistance		R _{LXA}	_	50	_	_	kΩ
Load Capacitance		C _{LXA}	_		_	100	pF
Transmit Level		V _{OXA}	_	4	6	8	*1 dBm
Output Offset Voltage		V _{OSX}	_	$\frac{V_A}{2}$ -1	$\frac{V_A}{2}$	$\frac{V_A}{2}$ + 1	V
Out-of-Band Energy (Referred to Carrier Level)		E _{0X}	C ₁ = 0.047 μF	R	efer to Fig.	1	dB

Receive carrier input (A_{IN})

Parameter		Symbol	Condition	Min.	Тур.	Max.	Unit
Input Resistance		R _{IRA}	-	100	_	_	kΩ
Receive Signal Level Range		V _{IRA}	_	-48	_	-6	
Causian Datast Lavel	ON	V _{CD} ON	$R_8 = 33 \text{ k}\Omega$ *2	_	_	-43	*1 dBm
Carrier Detect Level	OFF	V _{CD} OFF	$R_9 = 51 \text{ k}\Omega$	-48	_	_	-
Carrier Detect Hysteresis	•	H _{YS}	V _{CD} ON – V _{CD} OFF	2	_	_	dB

Receive filter

Parameter	Symbol		Condition	Min.	Тур.	Max.	Unit
Group Delay Distortion	D _{DL}	ORIG. MODE	1600 to 1900 Hz	_	800	_	116
		ANS. MODE	930 to 1230 Hz	_	850	_	μS
Adjacent Channel Rejection	L _{AC}		V _{AIN} = -6 dBm	50	_	_	dB

Notes: *1 0 dBm = 0.775 Vrms

^{*2} The resistor values are typical




Figure 1 MSM6926 Out-of-Band Energy Referred to Carrier Level (C1 = 0.047 μ F)




Figure 2 MSM6926 Low Band Filter




Figure 3 MSM6926 High Band Filter

2. MSM6946

Transmit carrier out (A_O)

 $(V_A = 12 \text{ V } \pm 10\%, V_D = 5 \text{ V } \pm 5\%, Ta = 0 \text{ to } 70^{\circ}\text{C})$

Parameter		Symbol	Condition	Min.	Тур.	Max.	Unit
ORIGINATE MODE	Mark 1	f _{OM}		1264	1270	1276	
Carrier Frequency	Space 0	f _{OS}	forvers = 3 570545 MHz	1064	1070	1076	
ANSWER MODE	Mark 1	f _{AM}	f _{CRYSTAL} = 3.579545 MHz -	2219	2225	2231	Hz
Carrier Frequency	Space 0	f _{AS}		2019	2025	2031	
Output Resistance		R _{OXA}	_	_	_	200	Ω
Load Resistance		R _{LXA}	_	50			kΩ
Load Capacitance		C _{LXA}	_	_	_	100	pF
Transmit Level		V _{OXA}	_	4	6	8	*1 dBm
Output Offset Voltage		V _{OSX}	_	$\frac{V_A}{2}$ -1	$\frac{V_A}{2}$	$\frac{V_A}{2}$ + 1	V
Out-of-Band Energy (Referred to Carrier Level)		E _{0X}	C ₁ = 0.047 μF	R	efer to Fig.	4	dB

Receive carrier input (A_{IN})

Parameter		Symbol	Condition	Min.	Тур.	Max.	Unit
Input Resistance		R _{IRA}	_	100	_	_	kΩ
Receive Signal Level Range		V _{IRA}	_	-48		-6	
Carrier Datast Lovel	ON	V _{CD} ON	$R_8 = 33 \text{ k}\Omega ^*2$	_	_	-43	*1 dBm
Carrier Detect Level	OFF	V _{CD} OFF	$R_9 = 51 \text{ k}\Omega$	-48	_	_	-
Carrier Detect Hysteresis		H _{YS}	V _{CD} ON – V _{CD} OFF	1.5	_	_	dB

Receive Filter

Parameter	Symbol		Condition	Min.	Тур.	Max.	Unit
Croup Dalay Distortion	D _{DL}	ORIG. MODE	1975 to 2275 Hz	_	650	_	0
Group Delay Distortion		ANS. MODE	1020 to 1320 Hz	_	750	_	– μs
Adjacent Channel Rejection	L _{AC}	V _{AIN} = -6 dBm		50	_		dB

Notes: *1 0 dBm = 0.775 Vrms

*2 The resistor values are typical




Figure 4 MSM6946 Out-of-Band Energy Referred to Carrier Level (C1 = 0.047 μ F)




Figure 5 MSM6946 Low Band Filter




Figure 6 MSM6946 High Band Filter

Demodulated Bit Characteristics

 $(V_A = 12 \text{ V } \pm 10\%, V_D = 5 \text{ V } \pm 5\%, Ta = 0 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Peak Intersymbol Distortion	ID	Back-to-back over input signal range –6 to –40 dBm. 511-bit test pattern.	_	6		%
Bit Error Rate	BER	Back-to-back with 0.3 to 3.4 kHz flat noise. Receive signal level –25 dBm. 511-bit test pattern S/N 5 dB	_	10 ⁻⁵	_	

Timing Characteristics

1. MSM6926

 $(V_A = 12 \text{ V } \pm 10\%, V_D = 5 \text{ V } \pm 5\%, Ta = 0 \text{ to } 70^{\circ}\text{C})$

			(* /-	`	· = · · · · · ·	D 0 1 =0	70, Tu = 0 1	
Parameter	Symbol	Condition	TS2	TS1	Min.	Тур.	Max.	Unit
			0	0	395	400	405	
	T _{RC} ON	RS1 = "0"	0	1	25	30	35	
RS/CS Delay Time	I KC ON	$\rightarrow \overline{\text{CS}} = "0"$	1	0	345	350	355	
110/00 Dolay Timo			1	1	Exte	rnal delay t		
	T _{RC} OFF	$\overline{RS1} = "1"$ $\rightarrow \overline{CS} = "1"$	1" * * 0	0	_	0.5		
	T _{CD} ON - 0 0 0 0 1 1 0 1 1 1		0 (0	300	_	320	ms
OD (ON Dalas Time		_	0	1	5	_	20	
CD/ON Delay Time			1	0	150	_	170	
		External delay timer						
			0	0	20	_	70	
OD (OFF Dalay Time			0	1	20	_	70	
CD/OFF Delay Time	1 CD OF	T _{CD} OF —	1	0	10	_	40	
			1	1	Exte	External delay timer		
Soft Turn-OFF Time	T _{ST}	_	*	*	_	10	_	

Refer to Fig. 7

Notes: *: Irrespective of I/O condition

2. MSM6946

 $(V_A = 12 \text{ V} \pm 10\%, V_D = 5 \text{ V} \pm 5\%, Ta = 0 \text{ to } 70^{\circ}\text{C})$


Parameter	Symbol	Condition	TS2	TS1	Min.	Тур.	Max.	Unit
			0	0	195	200	205	
	T _{RC} ON	RS1 = "0"	0	1	_	+	_	
RS/CS Delay Time	I RC ON	$\rightarrow \overline{\text{CS}} = "0"$	1	0	_	+	_	
Tieroe Bolay Time			1	1	Exte	rnal delay t		
	T _{RC} OFF	$\overline{RS1} = "1"$ $\rightarrow \overline{CS} = "1"$	*	* * 0	_	0.5		
			0	0	100	_	120	ms
	T ON		0	0 1 —	_	+	_	
CD/ON Delay Time	T _{CD} ON	_	1	0	_	+	_	
			1	1	Exte	External delay timer		
			0	0	10	_	50	
CD/OFF Delay Time	Т ОГ		0	0 1	_	+	_	
	T _{CD} OF	_	1	0	_	+	_	
			1	1 1 Exte	External delay timer			
Soft Turn-OFF Time	T _{ST}		*	*	_	10	_	

Refer to Fig. 8

Notes: *: Irrespective of I/O condition

+: Reserved

TIMING DIAGRAM







Figure 7 MSM6926/6946 Timing Diagram

APPLICATION CIRCUIT



Notes: 1. The crystal should be wired in close physical proximity to the device.

- 2. High level signals should not be routed next to low level signals.
- 3. Bypass capacitors on V_A, SG1, and SG2 should be as close to the device as possible.
- 4. AG and DG should be connected as close to the system ground as possible.

Figure 8 Application Circuit Using MSM6926RS/MSM6946RS





Figure 9 MSM6926RS/MSM6946RS Application


C ₀ , C ₁	0.047 μF	R ₂	51 kΩ	R ₆	(51 kΩ) Receive signal level
C_2	2.2 μF	R ₃	51 kΩ	R ₇	51 kΩ
C ₃	1 μF	R_4	51 kΩ	R ₈	(33 k Ω) Carrier detect level
R ₁	600 Ω	R ₅	(51 k Ω) Transmit signal level	R ₉	51 kΩ

Note: The signal level on the A_{IN} pin should not exceed -6 dBm.



External Oscillator Connection

Figure 10



(A) RS/CS delay, (B) CD/ON delay, (C) CD/OFF delay

Note: Supply voltage equals V_D for all gates.

Figure 11 External Delays Connection

^{*:} The desired delay can be realized by selecting the appropriate bits from 4020's outputs. The number of the bits is not always 3. Each delay can be set differently from built-in delays.




Figure 12 Equivalent Logic Interface of the Integrated Modem






Figure 13 External Resistor Connection for the Setting of Carrier Detect Level

PACKAGE DIMENSIONS

(Unit:mm)




(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).