

OKI semiconductor

MSM5839B

DOT MATRIX LCD 40 DOT SEGMENT DRIVER

GENERAL DESCRIPTION

The OKI MSM5839BGS is a dot matrix LCD's segment driver LSI which is fabricated by low power CMOS metal gate technology. This LSI consists of 40-bit shift register (two 20-bit shift registers), 40-bit latch (two 20-bit latches), 40-bit level shifter and 40-bit 4-level driver.

It converts serial data, which is received from LCD controller LSI, to parallel data and outputs LCD driving waveform to the LCD panel.


This LSI can drive a variety of LCD panel because the bias voltage, which determines the LCD driving voltage, can be optionally supplied from the external source.

FEATURES


- Supply voltage: 4.5 ~ 5.5V
- LCD driving voltage: 8 ~ 18V
- Applicable LCD duty: 1/16 ~ 1/128
- Bias voltage can be supplied externally
- 56 pin (s) plastic QFP (QFP56-P-910-K)
- 56 pin (s) plastic QFP (QFP56-P-910-L)
- 56 pin (s) -V plastic QFP (QFP56-P-910-VK)

PIN CONFIGURATION

(Top view) 56 pin (s) plastic QFP



BLOCK DIAGRAM




ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Limits	Unit
Supply voltage (1)	V_{DD}	$T_a = 25^\circ\text{C}$	$-0.3 \sim 6$	V
Supply voltage (2)	$V_{DD} - V_{EE}^{*1}$	$T_a = 25^\circ\text{C}$	$0 \sim 18$	V
	$V_{DD} - V_{EE}^{*2}$	$T_a = 25^\circ\text{C}$	$0 \sim 18$	V
Input voltage	V_I	$T_a = 25^\circ\text{C}$	$-0.3 \sim V_{DD} + 0.3$	V
Storage temperature	T_{stg}	—	$-55 \sim +150$	$^\circ\text{C}$

*1 : $V_{DD} > V_2 > V_3 > V_{EE}$

*2 : When a series resistance of more than 47Ω is connected as shown below.




OPERATING RANGE

Parameter	Symbol	Condition	Limit	Unit
Supply voltage (1)	V_{DD}	—	4.5 ~ 5.5	V
Supply voltage (2)	$V_{DD} - V_{EE}^{*1}$	—	8 ~ 16	V
	$V_{DD} - V_{EE}^{*2}$	—	8 ~ 18	V
Operating temperature	T_{op}	—	-20 ~ +85	°C

*1 : $V_{DD} > V_2 > V_3 > V_{EE}$

*2 : When a series resistance of more than 47Ω is connected as shown below.



D.C. CHARACTERISTICS

($V_{DD} = 5V \pm 10\%$, $T_a = -20 \sim +85^\circ C$)

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
"H" input voltage	V_{IH}^{*1}	—	$0.8V_{DD}$	—	—	V
"L" input voltage	V_{IL}^{*1}	—	—	—	$0.2V_{DD}$	V
"H" input current	I_{IH}^{*1}	$V_{IH} = V_{DD}$	—	—	1	μA
"L" input current	I_{IL}^{*1}	$V_{IL} = 0V$	—	—	-1	μA
"H" output voltage	V_{OH}^{*2}	$I_O = -0.4mA$	$V_{DD} - 0.4$	—	—	V
"L" output voltage	V_{OL}^{*2}	$I_O = 0.4mA$	—	—	0.4	V
ON resistance	R_{ON}^{*4}	$V_{DD} = V_{EE} = 10V$ $ V_N - V_O = 0.25V^{*3}$	—	3.5	7	$k\Omega$
Current consumption	I_{DD}	CP = DC $V_{DD} - V_{EE} = 18V$ No load	—	—	100	μA

*1 : LOAD, CP, DI₁, DI₂₁, DF


*2 : DO₂₀, DO₄₀

*3 : $V_N = V_{DD} \sim V_{EE}$, $V_3 = \frac{8}{9}(V_{DD} - V_{EE})$, $V_2 = \frac{1}{9}(V_{DD} - V_{EE})$

*4 : Applicable to O₁ ~ O₄₀

SWITCHING CHARACTERISTICS

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
"H", "L" propagation delay time	t_{PLH} t_{PHL}	—	—	—	250	ns
Max. clock frequency	f_{CP}	DUTY = 50%	3.3	—	—	MHz
Clock pulse width	$t_w(CP)$	—	125	—	—	ns
LOAD pulse width	$t_w(L)$	—	125	—	—	ns
Data setup time DI → CP	t_{setup}	—	50	—	—	ns
CP → LOAD time	t_{CL}	—	250	—	—	ns
LOAD → CP time	t_{LC}	—	0	—	—	ns
DATA hold time DI → CP	t_{hold}	—	50	—	—	ns
CP Rising/Falling time	$t_r(CP)$ $t_f(CP)$	—	—	—	50	ns
LOAD Rising/Falling time	$t_r(L)$ $t_f(L)$	—	—	—	1	μs



PIN DESCRIPTION

- **DI₁**
The 1st ~ 20th data from the LCD controller LSI is input to shift register from DI₁. (Positive logic)
- **CP**
Clock pulse input pin for the two 20-bit shift register. The data is shifted in the two 20-bit shift register at the falling edge of the clock pulse. A data setup time (t_{setup}) and data hold time (t_{hold}) are required each between DI₁, DI₂₁ and CP.
- **DO₂₀**
The 20th bit of shift register contents is output from DO₂₀ synchronized with the clock pulse. By connecting DO₂₀ with DI₂₁, two 20-bit shift registers are connected and becomes 40-bit shift register.
- **DI₂₁**
The 21st ~ 40th data from the LCD controller LSI is input to shift register from DI₂₁. By connecting DO₂₀ with DI₂₁, two 20-bit shift registers are connected and becomes 40-bit shift register.
- **DO₄₀**
The 40th bit of shift register contents is output from DO₄₀ synchronized with the clock pulse. By connecting DO₄₀ with next MSM5839BGS's DI₁, this LSI is applicable to a wide screen LCD. Refer to the sample application circuit.
- **DF**
Alternate signal input pin for LCD driving waveform.
- **V_{DD}(V₁), V_{SS}**
Supply voltage pin. V_{DD} should be 4.5 ~ 5.5V. V_{SS} is a ground pin (V_{SS} = 0V).
- **V₁ (V_{DD}), V₂, V₃, V_{EE} (V₄)**
Bias supply voltage pin to drive the LCD. Bias voltage divided by the resistance is usually used as supply voltage source.
- **LOAD**
The signal for latching the shift register contents is input from this pin.
When LOAD pin is set at "H", the shift register contents are transferred to 40-bit 4-level driver. When LOAD pin is set at "L", the last display output (data (O₁ ~ O₄₀), which was transferred when LOAD pin was at "H", is held.
- **O₁ ~ O₄₀**
Display data output pins which correspond to each data bit in the latch.
One of V_{DD}, V₂, V₃ or V_{EE} is selected as a display driving voltage source according to the combination of latched data level and DF signal.
These pins should be connected to the SEGMENT side of the LCD panel. Refer to the truth table below.

Latched data	DF	Display data output level
H	H	V _{EE} (V ₄)
	L	V _{DD}
L	H	V ₃
	L	V ₂

TYPICAL APPLICATION CIRCUIT

1/64 duty, 1/9 bias

