

OKI semiconductor

MSM5260

DOT MATRIX LCD 80 DOT COMMON/SEGMENT DRIVER

GENERAL DESCRIPTION

The OKI MSM5260 is a dot matrix common/segment LCD driver LSI which is fabricated by low power CMOS metal gate technology. This LSI consists of 80-bit shift register, 80-bit data latch, 80-bit level shifter and 80-bit 4-level driver.

It converts serial data, which is received from LCD controller LSI, to parallel data and outputs LCD driving waveform to LCD.


This LSI can drive a variety of LCD panel because the bias voltage can be optionally provided from the external source.

FEATURES


- Supply voltage: 4.5 ~ 5.5V
- LCD driving voltage: 8 ~ 18V
- Duty 1/16 ~ 1/64
- Bias voltage can be supplied externally
- Can be used either as common driver or segment driver
- Interface with MSM6240GS LCD controller LSI
- 100 pin plastic QFP (QFP100-P-1420-K)
- 100 pin plastic QFP (QFP100-P-1420-L)
- 100 pin -VI plastic QFP (QFP100-P-1420-VIK)

PIN CONFIGURATION

(Top view) 100 pin plastic QFP



BLOCK DIAGRAM




ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Limits	Unit
Supply Voltage (1)	V _{DD}	T _a = 25°C	-0.3 ~ 6	V
Supply Voltage (2)	V _{DD} - V _S ^{*1} V _{DD} - V _S ^{*2}	T _a = 25°C	0 ~ 18	V
		T _a = 25°C	0 ~ 20	V
Input Voltage	V _I	T _a = 25°C	-0.3 ~ V _{DD} + 0.3	V
Storage Temperature	V _{stg}	—	-55 ~ +150	°C

*1 : V_{DD} > V₂ > V₃ > V₅

*2 : When a series resistance of more than 47Ω is connected as shown below:




OPERATING RANGE

Parameter	Symbol	Condition	Limits	Unit
Supply Voltage (1)*1	V _{DD}	—	4.5 ~ 5.5	V
Supply Voltage (2)*2	V _{DD} - V _S *1	—	8 ~ 16	V
	V _{DD} - V _S *2	—	8 ~ 18	V
Operating Temperature	Top	—	-20 ~ +85	°C

*1 : V_{DD} > V₂ > V₃ > V_S

*2 : When a series resistance of more than 47Ω is connected as shown below:



D.C. CHARACTERISTICS

(V_{DD} = 5V ± 10% T_a = -20 ~ +85°C)

Parameter	Symbol	Condition	Limits			Unit
			MIN	TYP	MAX	
"H" Input Voltage	V _{IH} *1		0.8V _{DD}	—	—	V
"L" Input Voltage	V _{IL} *1		—	—	0.2V _{DD}	V
"H" Input Current	I _{IH} *1	V _{IH} = V _{DD}	—	—	1	μA
"L" Input Current	I _{IL} *1	V _{IL} = 0V	—	—	-1	μA
"H" Output Voltage	V _{OH} *2	I _O = -0.4 mA	V _{DD} - 0.4	—	—	V
"L" Output Voltage	V _{OL} *2	I _O = 0.4 mA	—	—	0.4	V
ON Resistance	R _{ON} *4	V _{DD} - V _S = 10V V _N - V _O = 0.25V*3	—	—	2	kΩ
Supply Current	I _{DD}	CP = DC V _{DD} - V _S = 18V No load	—	—	100	μA

*1 Applicable to LOAD, CP, DT₁, DF and COM/SEG pins.

*2 DO₈₀


*3 V_N = V_{DD} ~ V_S V₂ = 8/9 (V_{DD} - V_S) V₃ = 1/9 (V_{DD} - V_S)

*4 Applicable to O₁ ~ O₈₀ display data output pin.

SWITCHING CHARACTERISTICS

($V_{DD} = 5V \pm 10\%$, $T_a = 20 \sim 85^\circ C$, $CL = 15pF$)

Parameter	Symbol	Condition	Limits			Unit
			MIN	TYP	MAX	
"H", "L" Propagation Delay Time	t_{PLH} t_{PHL}	—	—	—	250	ns
Max. Clock Frequency	f_{CP}	Duty = 50%	3.3	—	—	MHz
Clock Pulse Width	$t_w(CP)$	—	125	—	—	ns
LOAD Pulse Width	$t_w(L)$	—	125	—	—	ns
Data Set-up Time $DI_1 \rightarrow CP$	t_{setup}	—	50	—	—	ns
CP \rightarrow LOAD Time	t_{CL}	—	250	—	—	ns
LOAD \rightarrow CP Time	t_{LC}	—	0	—	—	ns
Data Hold Time $DI_1 \rightarrow CP$	t_{hold}	—	50	—	—	ns
CP Rising/Falling Time	$t_r(CP)$ $t_f(CP)$	—	—	—	50	ns
LOAD Rising/Falling Time	$t_r(L)$ $t_f(L)$	—	—	—	1	μs



PIN DESCRIPTION

- DI_1**
 The data from the LCD controller LSI is input to 80-bit shift register from DI_1 . (Positive logic)
- CP**
 Clock pulse input pin for 80-bit shift register. The data is shifted to 80-bit latch at the falling edge of the clock pulse. A data set up time (t_{setup}) and a data hold time (t_{hold}) are required between a DI_1 signal and a clock pulse.
 Clock pulse rising time (t_r) and clock pulse falling time (t_f) should be maximum 50 ns respectively.
- DO_{80}**
 80th bit of the shift register contents is output from DO_{80} . The data which was input from DI_1 is output from this pin with 80 bits' delay, synchronized with the clock pulse. By connecting DO_{80} with next MSM5260GS's DI_1 , this LSI is applicable to a wide screen LCD. Refer to the application circuit.

● **LOAD**

The signal for latching the shift register contents is input from this pin.

When LOAD pin is set at "H" level, the shift register contents are transferred to 80-bit 4-level driver through 80-bit level shifter.

When LOAD pin is set at low level, the last display output data ($O_1 \sim O_{80}$), which was transferred when LOAD pin was at high level, is held.

● **DF**

Alternate signal input pin for LCD driving.

● **COM/SEG**

Selection signal input pin. MSM5260GS is used either as common driver or segment driver according to input signal level at COM/SEG pin.

When this pin is set at high level, MSM5260 is used as a common driver, while it is used as a row driver at low level.

The display driving data $O_1 \sim O_{80}$, which are determined according to the combination of latched data and DF signal, are shown in the Table 1 below.

COM/SEG	Latched data level	DF	Display data output level ($O_1 \sim O_{80}$)	Note
H	High (Selected)	H	V_{DD}	Common driver
		L	V_5	
	Low (Non-selected)	H	V_3	
		L	V_2	
L	High (Selected)	H	V_5	Segment driver
		L	V_{DD}	
	Low (Non-selected)	H	V_3	
		L	V_2	

Table 1

When MSM5260GS is used as common driver, both LOAD pin and COM/SEG pin are to be connected to V_{DD} . In this case, a bias voltage of common

side's non-selected level is to be supplied to V_2 and V_3 pins.

● **V_{DD} , V_{SS}**

Supply voltage pins. V_{DD} should be 4.5 ~ 5.5V. V_{SS} is a ground pin ($V_{SS} = 0V$)

● **V_{DD} , V_2 , V_3 , V_5**

Bias supply voltage pin to drive the LCD. Bias voltage divided by the register is usually used as supply voltage source.

Figure 1 shows the case when bias voltage, which is used to drive the LCD, is obtained by the voltage division by external registers.

● **$O_1 \sim O_{80}$**

Display data output pins which correspond to the 80-bit latch contents.

One of V_{DD} , V_2 , V_3 and V_5 is selected as a display driving voltage source according to the combination of latched data level and DF signal. (Refer to the time chart and Table 1.)





Figure 1


TIME CHART (COMMON DRIVER)

1/64 duty, 1/9 bias




TIMING CHART (SEGMENT DRIVER)

1/64 duty, 1/9 bias



APPLICATION CIRCUIT

- STATIC display



- 1/64 duty, 1/9 bias

