

Smart Voltage Regulator for Peripheral Card Applications


The MC33565 Low Dropout Regulator is designed for computer peripheral card applications complying with the *instantly available requirements* as specified by ACPI objectives. The MC33565 permits glitch–free transitions from "sleep" to "active" system modes and has internal logic circuitry to detect whether the system is being powered from the motherboard main 5V power supply or the 3.3V aux supply.

The MC33565 provides a regulated output voltage of 3.3V via either an internal low drop out 5.0V–to–3.3V voltage regulator or an external P–channel MOSFET, depending on the operating status of the system in which the card is installed. During normal operating mode (5V main supply available) the 3.3V output is provided from the internal low dropout regulator at an output current of 200mA. When the motherboard enters sleep mode, the MC33565 operates from the 3.3V aux supply and routes the aux current to the output via the external P–channel MOSFET bypass transistor controlled by the *drive out* pin. As a result, the output voltage provided to the peripheral card remains constant at 3.3V even during transitions to and from sleep mode.

MC33565 Features:

- Output Regulated to 2% Over Temperature
- Output current up to 200mA
- Excellent Line and Load Regulation
- Low Dropout Voltage
- Prevents reverse current flow during sleep mode
- Glitch-free transfer from sleep mode to active mode
- Compatible with Instantly Available PC systems
- Evaluation Kit Available: (P.N. MC33565EVK)


Simplified Block Diagram



MC33565

200 mA INTELLIGENT LDO REGULATOR WITH SMART BYPASS CONTROL

SEMICONDUCTOR TECHNICAL DATA



ORDERING INFORMATION

Device	Туре	Package
MC33565D	3.3V	SO-8

MAXIMUM RATINGS ($T_C = 25$ °C, unless otherwise noted)

Parameter	Symbol	Max Value	Unit
Input Voltage, V _{CC}	V _{max}	7.0	Vdc
	V _{min}	-0.5	Vdc
Operating Ambient Temperature	Ta	-5 to +70	°C
Operating Junction Temperature	TJ	- 5 to +150	°C
Lead Temperature (Soldering, 10 seconds)	TL	300	°C
Storage Temperature Range	T _{stg}	- 55 to +150	°C
Package Thermal Resistance, Junction to Ambient	R _{θJA} 1	180	°C/W

NOTES: 1. Mounted on recommended minimum PCB pad on FR4, 2-oz. copper circuit board.

AC ELECTRICAL SPECIFICATIONS(3) (4)

Parameter	Symbol	Min	Тур	Max	Unit
Drive High Delay (V _{in} ramping up) C _{Drive} = 1.2 nF, measured from +5 V _{in} = V _{thresHi} to V _{Drive} = 2V	^t DH		0.5	3.5	μS
Drive Low Delay (V _{in} ramping down) C _{Drive} = 1.2 nF, measured from +5 V _{in} = V _{thresLo} to V _{Drive} = 2V	^t DL		0.5	3.5	μS

- NOTES: (1.) See 5V Detect Thresholds Diagram.
 (2.) Recommended source impedance for 5V supply: ≤ 0.25Ω. This will ensure that I_O x R_{SOURCE} < V_{hyst}, thus avoiding driveout toggling during 5V detect threshold transitions.
 (3.) See Figure 2. Application Block Diagram.
 (4.) See Timing Diagram.

PIN ASSIGNMENTS AND FUNCTIONS

PIN#	PIN NAME	PIN DESCRIPTION	
1	+5 V _{in}	This is the input supply for the IC. Typical voltage 5 V. (1) (2)	
2,5	N/C	Reserved	
3	+3.3 V _{in}	Auxiliary input. Typical voltage 3.3 V.	
4	Gnd	Logic and Power Gnd.	
6	Sense in	Load-sense voltage input to internal regulator.	
7	7 +3.3 V _{out} 3.3V output provided to the application circuit (output current is sourced to this pin from the		
		This output drives a P-channel MOSFET with up to 2000pF of "effective" gate capacitance. Recommended device is MGSF1P02ELT MOSFET. Drive out has active internal pull-up and pull-down circuitry to guarantee fast transitions.	

DEVICE MARKING

Device	Туре	Sub-type	Marking (1st Line)
MC33565D	3.3 V		MC565

DC ELECTRICAL CHARACTERISTICS(1)

Characteristic	Symbol	Min	Тур	Max	Unit
+5 V _{in} Supply Voltage Range	+5 V _{in}	4.3	5.0	5.5	Vdc
Reverse Leakage Current from Output	I _{reverse}	_	_	25	μΑ
V _{Aux} quiescent current		_	_	3.0	mA
+5 V _{in} quiescent current, operating		_	_	10	mA
Load Capacitance ⁽²⁾	C _{load}	4.7	22	_	μF
REGULATOR OUTPUT	•				
Output Voltage $ (4.3V \le V_{\hbox{in}} \le 5.5V, 0 \hbox{mA} \le I_0 \le 200 \hbox{mA}) T_A = 25^\circ \hbox{C} \\ (T_A = -5^\circ \hbox{C to } 150^\circ \hbox{C}) $	+3.3 V _{out}	3.267 3.234	3.30 3.30	3.333 3.366	Vdc
In-to-Out Voltage (3.9V \leq V _{in} \leq 4.3V, V _{aux} = 3.3V)	V _d	3.0	_	_	Vdc
Voltage Out at Max Voltage In (V _{in} = 7V)	Voutmax	3.1	3.3	3.5	Vdc
Line Regulation (I _O = 200 mA)		_	_	0.4	%
Load Regulation (I _O = 0 to 200 mA)		_	_	0.4	%
5V DETECT					•
Low Threshold Voltage (+5 V _{in} falling)	V _{thresLo}	3.9	4.05	4.3	Vdc
High Threshold Voltage (+5 V _{in} rising)	V _{thresHi}	_	4.2	4.3	Vdc
Hysteresis	VHyst	0.12	0.15	0.18	Vdc
DRIVE OUTPUT					
Output peak source Current (+5 Vin > VthresHi)	I _{peak}	15	_	_	mA
Output peak sink Current (+5 Vin < VthresLo)	I _{peak}	15	_	_	mA
Low Output Voltage (I _{OL} = 200 μA, V _{in} < V _{thresLo})	V _{oL}	_	100	200	mVdc
High Output Voltage (I _{OH} = 200 μA)	V _{oH}	3.4	V ₅ -0.8	_	Vdc

NOTE: 1. (-5° C<T_a<70°C, 4.3V<5V<5.5V, C_{load} = 4.7 μ F unless otherwise noted) NOTE: 2. 4.7 μ F minimum over temperature; 22 μ F recommended; 500m Ω ESR maximum.




Figure 1. Functional Block Diagram

FUNCTIONAL DESCRIPTION

Input Blocking – The internal NPN pass transistor of the LDO regulator ensures that no significant reverse current will flow from +3.3 V_{out} back to the +5 V_{in} input when the 5V input is not powered and the 3.3 V_{in} supply is present.

5 Volt Detect – Internal circuitry detects the presence of the 5V input supply. When the 5V supply drops below a given threshold, the +3.3 V_{in} bypass transistor (an external P–channel MOSFET) is enabled. The 5V detect logic is active throughout the entire range of ramp–up from 0 to 5.5V. Additionally, the Drive out signal is never turned ON or OFF inappropriately during ramp–up of the +5 V_{in} supply. Also, +3.3 V_{out} never drops below 3.0V while +5 V_{in} is above the 5V detect minimum threshold.

Glitch-free Transfer - The design of the 5V detect circuitry and Drive out control circuitry guarantees that the

+3.3 V_{out} will not exceed the output voltage specification listed in the table of DC Operating Specifications even with +5 V_{in} ramping up and down at the extremes of the slew rates in the table of AC Operating Specifications (provided the device is used with an MGSF1P02ELT PMOS FET on Drive out along with a minimum $4.7\mu F$ capacitor on the +3.3 V_{Out}).

Offset Voltage Performance - To ensure performance when external offsets are present on the +5 $\rm V_{in}$ and +3.3 $\rm V_{in}$ power inputs, the device has been designed to be capable of operating with either one or both of these inputs rising from or falling to zero volts, or with offsets of 0.05V to 0.9V as the inputs ramp up and down.




Figure 2. Application Block Diagram

MC33565 4.4V 4.4V V_{TH}(HI) VIN VIN VTH(LO) 3.8V 3.8V _tDH, _t_{DL} DR 2.0V 2.0V DR 2.0V 2.0V


NOTE: (1) VIN rise and fall times (10% to 90%) to be \geq 100 $\mu s.$

Figure 3. 5V Detect Thresholds Diagram

NOTE:

(1) VIN rise and fall times (10% to 90%) to be \leq 100ns.

Figure 4. Timing Diagram



NOTE: V_{out} capacitor $\geq 4.7 \mu F$ over operating temperature range. Maximum ESR permissable = $500 m \Omega$ over operating temperature range.

Figure 5. Predicted Gain and Phase at Zero Load Current





Figure 6. Predicted Gain and Phase at Full Load Current

OUTLINE DIMENSIONS



MC33565 NOTES

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Mfax is a trademark of Motorola, Inc.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1–303–675–2140 or 1–800–441–2447

JAPAN: Motorola Japan Ltd.; SPD, Strategic Planning Office, 141, 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan. 81–3–5487–8488

Customer Focus Center: 1-800-521-6274

Mfax™: RMFAX0@email.sps.mot.com - TOUCHTONE 1-602-244-6609

Motorola Fax Back System - US & Canada ONLY 1-800-774-1848

- http://sps.motorola.com/mfax/

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2, Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. 852–26629298

HOME PAGE: http://motorola.com/sps/



) MC33565/D