Four-Bit Universal Shift Register

The MC10H141 is a four-bit universal shift register. This device is a functional/pinout duplication of the standard MECL 10K part with 100% improvement in propagation delay and operation frequency and no increase in power supply current.

- Shift frequency, 250 MHz Min
- Power Dissipation, 425 mW Typical
- Improved Noise Margin 150 mV (over operating voltage and temperature range)
- Voltage Compensated
- MECL 10K–Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply ($V_{CC} = 0$)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to V _{EE}	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	–55 to +150 –55 to +165	°C ℃

ELECTRICAL CHARACTERISTICS (V_{EE} = -5.2 V $\pm 5\%$)

		0 °		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	١E		112	_	102	I	112	mA
Input Current High Pins 5,6,9,11,12,13 Pins 7,10 Pin 4	linH		405 416 510		255 260 320		255 260 320	μΑ
Input Current Low	l _{inL}	0.5	_	0.5		0.3		μΑ
High Output Voltage	VOH	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
High Input Voltage	VIH	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
Low Input Voltage	VIL	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

AC PARAMETERS


Propagation Delay	^t pd	1.0	2.0	1.0	2.0	1.1	2.1	ns
Hold Time — Data, Select	^t hold	1.0		1.0		1.0	-	ns
Set–up Time Data Select	^t set	1.5 3.0		1.5 3.0		1.5 3.0		ns
Rise Time	tr	0.5	2.4	0.5	2.4	0.5	2.4	ns
Fall Time	t _f	0.5	2.4	0.5	2.4	0.5	2.4	ns
Shift Frequency	^f shift	250	I	250	I	250	—	MHz

NOTE:

9/96

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50 ohm resistor to -2.0 volts.

MC10H141



TRUTH TABLE

	SELECT		OPERATING	OUTPUTS				
	S1	S2		Q0 _{n + 1}	Q1 _{n + 1}	Q2 _{n + 1}	Q3 _{n + 1}	
	L	L	Parallel Entry	D0	D1	D2	D3	
ſ	L	Н	Shift Right*	Q1 _n	Q2 _n	Q3 _n	DR	
l	н	L	Shift Left*	DL	Q0 _n	Q1 _n	Q2 _n	
	Н	н	Stop Shift	Q0 _n	Q1 _n	Q2 _n	32 _n	

 Outputs as exist after pulse appears at "C" input with input conditions as shown (Pulse Positive transition of clock input).


DIP

PIN ASSIGNMENT V_{CC2} VCC1 16 Q2 Q1 2 15 Q3 Q0 3 14 С 13 DL 4 D0 DR 5 12

D3 6 11 D1 S2 7 10 S1 VEE 8 9 D2

Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11 of the Motorola MECL Data Book (DL122/D).






LOGIC DIAGRAM

APPLICATION INFORMATION


The MC10H141 is a four-bit universal shift register which performs shift left, or shift right, serial/parallel in, and serial/parallel out operations with no external gating. Inputs S1 and S2 control the four possible operations of the register without external gating of the clock. The flip-flops shift information on the positive edge of the clock. The four operations are stop shift, shift left, shift right, and parallel entry of data. The other six inputs are all data type inputs; four for parallel entry data, and one for shifting in from the left (DL) and one for shifting in from the right (DR).

MC10H141





OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and was negligent regarding the design or manufacture of the part. Motorola and its officers, developed and performance application in which the part registered trademarks of Motorola, Buyer shall inclusing the design or manufacture of the part. Motorola and its officers are explication, buse shall be aproved asplication and anot its of

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454

 \Diamond

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



MC10H141/D