Octal 3-State Noninverting D Flip-Flop

High-Performance Silicon-Gate CMOS

The MC74HC574A is identical in pinout to the LS574. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

Data meeting the setup time is clocked to the outputs with the rising edge of the Clock. The Output Enable input does not affect the states of the flip—flops, but when Output Enable is high, all device outputs are forced to the high—impedance state. Thus, data may be stored even when the outputs are not enabled.


The HC574A is identical in function to the HC374A but has the flip—flop inputs on the opposite side of the package from the outputs to facilitate PC board layout.

- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μA
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 266 FETs or 66.5 Equivalent Gates



ON Semiconductor

http://onsemi.com



DW SUFFIX CASE 751D




A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

ORDERING INFORMATION

Device	vice Package			
MC74HC574AN	PDIP-20	1440 / Box		
MC74HC574ADW	SOIC-WIDE	38 / Rail		
MC74HC574ADWR2	SOIC-WIDE	1000 / Reel		

LOGIC DIAGRAM



PIN ASSIGNMENT

OUTPUT C	1•	20	v _{cc}
D0 [2	19	00
D1 [3	18	Q1
D2 [4	17	Q2
D3 [5	16	Q3
D4 [6	15	Q4
D5 [7	14	Q5
D6 [8	13	Q 6
D7 [9	12	0 7
GND [10	11	сгоск

FUNCTION TABLE

	Output		
OE	Clock	D	Q
L		Н	Н
L		L	L
L	L,H,⁻∕∟	Χ	No Change
Н	Х	Χ	Z

X = Don't Care

Z = High Impedance

Design Criteria	Value	Units
Internal Gate Count*	66.5	ea
Internal Gate Propagation Delay	1.5	ns
Internal Gate Power Dissipation	5.0	μW
Speed Power Product	0.0075	рЈ

^{*}Equivalent to a two-input NAND gate.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	- 0.5 to + 7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	- 0.5 to V _{CC} + 0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	V
lin	DC Input Current, per Pin	± 20	mA
l _{out}	DC Output Current, per Pin	± 35	mA
ICC	DC Supply Current, V _{CC} and GND Pins	± 75	mA
PD	Power Dissipation in Still Air, Plastic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} . Unused inputs must always be

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
VCC	DC Supply Voltage (Referenced to GND)	2.0	6.0	V	
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Reference	0	VCC	V	
TA	Operating Temperature, All Package Types	Operating Temperature, All Package Types			
t _r , t _f	(Figure 1)	V _{CC} = 2.0 V V _{CC} = 4.5 V V _{CC} = 6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

					Guaranteed Limit			
Symbol	Parameter	Test Conditions		v _{CC}	– 55 to 25°C	≤ 85 °C	≤ 125°C	Unit
VIH	Minimum High–Level Input Voltage	$V_{\text{Out}} = V_{\text{CC}} - 0.1 \text{ V}$ $ I_{\text{Out}} \le 20 \mu\text{A}$		2.0 3.0 4.5 6.0	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	V
VIL	Maximum Low–Level Input Voltage	$V_{Out} = 0.1 \text{ V}$ $ I_{Out} \le 20 \mu\text{A}$		2.0 3.0 4.5 6.0	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	V
Voн	Minimum High-Level Output Voltage	$V_{in} = V_{IH}$ $ I_{out} \le 20 \mu\text{A}$		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		I _C	$ \text{out} \le 2.4 \text{ mA}$ $ \text{out} \le 6.0 \text{ mA}$ $ \text{out} \le 7.8 \text{ mA}$	3.0 4.5 6.0	2.48 3.98 5.48	2.34 3.84 5.34	2.2 3.7 5.2	
VOL	Maximum Low–Level Output Voltage	$V_{in} = V_{IL}$ $ I_{out} \le 20 \mu\text{A}$		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		ll _c	$ \leq 2.4 \text{ mA} $ $ \leq 6.0 \text{ mA} $ $ \leq 6.0 \text{ mA} $ $ \leq 7.8 \text{ mA} $	3.0 4.5 6.0	0.26 0.26 0.26	0.33 0.33 0.33	0.4 0.4 0.4	
l _{in}	Maximum Input Leakage Current	$V_{in} = V_{CC}$ or GND		6.0	± 0.1	± 1.0	± 1.0	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — Plastic DIP: -10 mW/°C from 65° to 125°C

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Guaranteed Limit			
Symbol	Parameter	Test Conditions	V _{CC}	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
loz	Maximum Three–State Leakage Current	Output in High-Impedance State V _{in} = V _{IL} or V _{IH} V _{out} = V _{CC} or GND	6.0	± 0.5	± 5.0	± 10	μА
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} = V _{CC} or GND I _{out} = 0 µA	6.0	4.0	40	160	μΑ

NOTE: Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Guaranteed Limit			
Symbol	Parameter	Test Conditions	v _{CC}	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
loz	Maximum Three–State Leakage Current	Output in High-Impedance State $V_{in} = V_{IL} \text{ or } V_{IH}$ $V_{out} = V_{CC} \text{ or GND}$	6.0	± 0.5	± 5.0	± 10	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} = V _{CC} or GND I _{out} = 0 μA	6.0	4.0	40	160	μА

AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input t_{Γ} = t_f = 6.0 ns)

			Gu	Guaranteed Limit			
Symbol	Parameter	V _{CC}	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit	
f _{max}	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4)	2.0 3.0 4.5 6.0	6.0 15 30 35	4.8 10 24 28	4.0 8.0 20 24	MHz	
t _{PLH} , t _{PHL}	Maximum Propagation Delay, Clock to Q (Figures 1 and 4)	2.0 3.0 4.5 6.0	160 105 32 27	200 145 40 34	240 190 48 41	ns	
tPLZ, tPHZ	Maximum Propagation Delay, Output Enable to Q (Figures 2 and 5)	2.0 3.0 4.5 6.0	150 100 30 26	190 125 38 33	225 150 45 38	ns	
[†] PZL [,] [†] PZH	Maximum Propagation Delay, Output Enable to Q (Figures 2 and 5)	2.0 3.0 4.5 6 0	140 90 28 24	175 120 35 30	210 140 42 36	ns	
t _{TLH} , t _{THL}	Maximum Output Transition Time, any Output (Figures 1 and 4)	2.0 3.0 4.5 6.0	60 27 12 10	75 32 15 13	90 36 18 15	ns	
C _{in}	Maximum Input Capacitance		10	10	10	pF	
C _{out}	Maximum Three–State Output Capacitance, Output in High–Imp State	edance	15	15	15	pF	

NOTE: For propagation delays with loads other than 50 pF, and information on typical parametric values, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

		Typical @ 25°C, V _{CC} = 5.0 V	
C_PD	Power Dissipation Capacitance (Per Enabled Output)*	24	pF

^{*} Used to determine the no–load dynamic power consumption: P_D = C_{PD} V_{CC}²f + I_{CC} V_{CC}. For load considerations, see Chapter 2 of the ON Semiconductor High–Speed CMOS Data Book (DL129/D).

TIMING REQUIREMENTS (CL = 50 pF, Input t_{Γ} = t_{f} = 6.0 ns)

				Guaranteed Limit						
		1	vcc	– 55 to	25°C	≤ 8	5°C	≤ 12	25°C	
Symbol	Parameter	Fig.	Volts	Min	Max	Min	Max	Min	Max	Unit
t _{su}	Minimum Setup Time, Data to Clock	3	2.0 3.0 4.6 6.0	50 40 10 9.0		65 50 13 11		75 60 15 13		ns
th	Minimum Hold Time, Clock to Data	3	2.0 3.0 4.5 6.0	5.0 5.0 5.0 5.0		5.0 5.0 5.0 5.0		5.0 5.0 5.0 5.0		ns
t _W	Minimum Pulse Width, Clock	1	2.0 3.0 4.5 6.0	75 60 15 13		95 80 19 16		110 90 22 19		ns
t _r , t _f	Maximum Input Rise and Fall Times	1	2.0 3.0 4.5 6.0		1000 800 500 400		1000 800 500 400		1000 800 500 400	ns

SWITCHING WAVEFORMS




Figure 1.




Figure 2.






Figure 3.



*Includes all probe and jig capacitance


Figure 4.




*Includes all probe and jig capacitance

Figure 5. Test Circuit

EXPANDED LOGIC DIAGRAM




PACKAGE DIMENSIONS



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
 4. DIMENSION B DOES NOT INCLUDE MOLD CI ACLI

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	1.010	1.070	25.66	27.17
В	0.240	0.260	6.10	6.60
С	0.150	0.180	3.81	4.57
D	0.015	0.022	0.39	0.55
Ε	0.050 BSC		1.27 BSC	
F	0.050	0.070	1.27	1.77
G	0.100 BSC		2.54 BSC	
J	0.008	0.015	0.21	0.38
K	0.110	0.140	2.80	3.55
Г	0.300 BSC		7.62 BSC	
M	0°	15°	0°	15°
N	0.020	0.040	0.51	1.01

SO-20 **DW SUFFIX** CASE 751D-05 ISSUE F



- IOLES:
 1. DIMENSIONS ARE IN MILLIMETERS.
 2. INTERPRET DIMENSIONS AND TOLERANCES
 PER ASME Y14.5M, 1994.

- PER ASME Y14.5M, 1994.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD
 PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
 DIMENSION B DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE PROTRUSION SHALL
 BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT
 MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		
DIM	MIN	MAX	
Α	2.35	2.65	
A1	0.10	0.25	
В	0.35	0.49	
С	0.23	0.32	
D	12.65	12.95	
Ε	7.40	7.60	
е	1.27 BSC		
Н	10.05	10.55	
h	0.25	0.75	
L	0.50	0.90	
θ	0 °	7 °	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303–308–7140 (M–F 1:00pm to 5:00pm Munich Time)

Email: ONlit-german@hibbertco.com

Phone: (+1) 303-308-7141 (M-F 1:00pm to 5:00pm Toulouse Time)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303-308-7142 (M-F 12:00pm to 5:00pm UK Time)

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781

*Available from Germany, France, Italy, England, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303–308–7143 (Mon–Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore: 001-800-4422-3781

Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–8549

Phone: 81-3-5740-2745 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.