Dual J-K Master-Slave Flip-Flop


The MC10135 is a dual master–slave dc coupled J–K flip–flop. Asynchro– nous set (S) and reset (R) are provided. The set and reset inputs override the clock.

A common clock is provided with separate J-K inputs. When the clock is static, the J-K inputs do not effect the output.


The output states of the flip-flop change on the positive transition of the clock.

 $P_{D} = 280 \text{ mW typ/pkg (No Load)}$ $f_{Tog} = 140 \text{ MHz typ}$ $t_{pd} = 3.0 \text{ ns typ}$ $t_{r}, t_{f} = 2.5 \text{ ns typ } (20\%-80\%)$





LOGIC DIAGRAM



R-S TRUTH TABLE

R	S	Q _{n+1}
L	L	Q _n H
L	Н	Н
н	L	L
Н	Н	N.D.

N.D. = Not Defined

CLOCK J-K TRUTH TABLE*

J	K	Q _{n+1}
L	L	Qn
н	L	L
L	Н	Н
Н	Н	Qn

*Output states change<u>on</u>positive transition of clock for J–K input condition present.

DIP PIN ASSIGNMENT

1) 16		V _{CC2}
2	15		Q2
3	14		Q2
4	13		R2
5	12		S2
6	11		K2
7	10		J2
8	9		С
	2 3 4 5 6 7	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	2 15 3 14 4 13 5 12 6 11 7 10

Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11 of the Motorola MECL Data Book (DL122/D).



3/93

ELECTRICAL CHARACTERISTICS

		Pin Under	Test Limits							
Characteristic			–30°C		+25°C			+85°C		
	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current	١E	8		75		54	68		75	mAd
Input Current	linH	6,7,9,10,11 4,5,12,13		425 620			265 390		265 390	μAdo
	l _{inL}	4,5,6,7,9, 10,11,12,13	0.5 0.5		0.5 0.5			0.3 0.3		μAdo
Output Voltage Logic	VOH	2 2 (3 .)	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltage Logic	VOL	3 3 (3 .)	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
Threshold Voltage Logic	Voha	2 2 (4 .)	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdc
Threshold Voltage Logic	VOLA	3 3 (4 .)		-1.655 -1.655			-1.630 -1.630		-1.595 -1.595	Vdc
Switching Times (50Ω Load Clock Input)									ns
Propagation Dela	t9+2+ t9+2-	2 2	1.8 1.8	5.0 5.0	1.8 1.8	3.0 3.0	4.5 4.5	1.8 1.8	4.6 4.6	
Rise Time (20 to 80%	t ₂₊ , t ₃₊	2, 3	1.1	4.8	1.1	2.0	4.5	1.1	4.7	
Fall Time (20 to 80%	t ₂₋ , t ₃₋	2, 3	1.1	4.8	1.1	2.0	4.5	1.1	4.7	
Set Input Propagation Dela	^{' t} 5+2+ ^t 12+15+ ^t 5+3- ^t 12+14-	2 15 3 14	1.8 1.8 1.8 1.8	5.6 5.6 5.6 5.6	1.8 1.8 1.8 1.8	3.0 3.0 3.0 3.0	5.0 5.0 5.0 5.0	1.8	5.2 5.2 5.2 5.2	ns
Reset Input										ns
Propagation Dela	t_{4+2-} t_{4+3-} t_{13+15-} t_{13+14+}	2 3 15 14	1.8 1.8 1.8 1.8	5.6 5.6 5.6 5.6	1.8 1.8 1.8 1.8	3.0 3.0 3.0 3.0	5.0 5.0 5.0 5.0	1.8 1.8 1.8 1.8	5.2 5.2 5.2 5.2	
Setup Time	^t setup	7	2.5		2.5	1.0		2.5		ns
Hold Time	^t hold	7	1.5		1.5	1.0		2.5		ns
Toggle Frequency (Max)	ftog	2	125		125	140		125		MHz

Individually test each input; apply V_{IHmax} to pin under test.
 Individually test each input; apply V_{ILmin} to pin under test.

3. Output level to be measured after a clock pulse has been applied to the $\overline{C_E}$ Input (Pin 6)

4. Output level to be measured after a clock pulse has been applied to the \overline{C}_E Input (Pin 6)

VIHmax VILmin

VIHAmax

VILAmin

ELECTRICAL CHARACTERISTICS (continued)

				TEST VOLTAGE VALUES (Volts)					
		@ Test	Temperature	VIHmax	VILmin	VIHAmin	VILAmax	VEE	
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
	+25°C		-0.810	-1.850	-1.105	-1.475	-5.2		
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
		Symbol	Pin Under Test	TEST VOLTAGE APPLIED TO PINS LISTED BELOW					
Characteristic				V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{EE}	(VCC) Gnd
Power Supply Drain Current		١E	8					8	1, 16
Input Current		linH	6,7,9,10,11 4,5,12,13	Note 1. Note 1.				8 8	1, 16 1, 16
		l _{inL}	4,5,6,7,9, 10,11,12,13		Note 2. Note 2.			8 8	1, 16 1, 16
Output Voltage L	ogic 1.	VOH	2 2 (3 .)	5 6				8 8	1, 16 1, 16
Output Voltage L	ogic 0.	VOL	3 3 (3 .)	5 6				8 8	1, 16 1, 16
Threshold Voltage L	ogic 1.	Vона	2 2 (4 .)	6		5		8 8	1, 16 1, 16
Threshold Voltage L	ogic 0.	VOLA	3 3 (4 .)	6		5		8 8	1, 16 1, 16
Switching Times (50Ω Clock Input	Load)					Pulse In	Pulse Out	–3.2 V	+2.0 V
Propagation	Delay	t9+2+ t9+2-	2 2			9 9	2 2	8 8	1, 16 1, 16
Rise Time (20 to	80%)	t ₂₊ , t ₃₊	2, 3			9	2, 3	8	1, 16
Fall Time (20 to	80%)	t ₂ , t ₃₋	2, 3			9	2, 3	8	1, 16
Set Input									
Propagation	Delay	^t 5+2+ ^t 12+15+ ^t 5+3– t12+14–	2 15 3 14			5 12 5 12	2 15 3 14	8 8 8 8	1, 16 1, 16 1, 16 1, 16 1, 16
Reset Input									
Propagation	Delay	^t 4+2– ^t 4+3– ^t 13+15– ^t 13+14+	2 3 15 14			4 4 13 13	2 3 15 14	8 8 8 8	1, 16 1, 16 1, 16 1, 16 1, 16
Setup Time		^t setup	7			6, 9	2	8	1, 16
Hold Time		thold	7			6, 9	2	8	1, 16
Toggle Frequency (Max)		f _{tog}	2			9	2	8	1, 16

Individually test each input; apply V_{IHmax} to pin under test.
 Individually test each input; apply V_{ILmin} to pin under test.

3. Output level to be measured after a clock pulse has been applied to the $\overline{C_E}$ Input (Pin 6)


VIHmax VILmin VIHAmax

4. Output level to be measured after a clock pulse has been applied to the $\overline{C_E}$ Input (Pin 6)

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.


MC10135

OUTLINE DIMENSIONS



MC10135

OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and was negligent regarding the design or manufacture of the part. Motorola and its officers, developed and performance application in which the part registered trademarks of Motorola, Buyer shall inclusing the design or manufacture of the part. Motorola and its officers are explication, buse shall be aproved asplication and anot its of

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 303–675–2140 or 1–800–441–2447

Mfax™: RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609 INTERNET: http://Design–NET.com

 \Diamond

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 81–3–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



MC10135/D