

MC100EPT23

Dual Differential LVPECL to LVTTTL Translator

The MC100EPT23 is a dual differential LVPECL to LVTTTL translator. Because LVPECL (Positive ECL) levels are used only +3.3V and ground are required. The small outline 8-lead SOIC package and the dual gate design of the EPT23 makes it ideal for applications which require the translation of a clock and a data signal.

The EPT23 is available in only the ECL 100K standard. Since there are no LVPECL outputs or an external V_{BB} reference, the EPT23 does not require both ECL standard versions. The LVPECL inputs are differential. Therefore, the MC100EPT23 can accept any standard differential LVPECL input referenced from a V_{CC} of +3.3V.

- 1.5ns Typical Propagation Delay
- Minimum Operating Frequency > 275MHz
- Differential LVPECL Inputs
- Small Outline SOIC Package
- 24mA LVTTTL Outputs
- Flow Through Pinouts
- Internal Input Resistors: Pulldown on D, Pulldown and Pullup on \bar{D}
- Q Output will default LOW with inputs open or at GND
- ESD Protection: >1.2KV HBM, >150V MM
- Moisture Sensitivity Level 1, Indefinite Time Out of Drypack.
For Additional Information, See Application Note AND8003/D
- Flammability Rating: UL-94 code V-0 @ 1/8",
Oxygen Index 28 to 34
- Transistor Count = 91 devices






Figure 1. 8-Lead Pinout and Logic Diagram



ON Semiconductor
Formerly a Division of Motorola
<http://onsemi.com>



MARKING DIAGRAM



A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week

*For additional information, see Application Note AND8002/D

PIN DESCRIPTION	
PIN	FUNCTION
Q0, Q1	LVTTTL Outputs
D0, D1, $\bar{D}0$, $\bar{D}1$	Differential LVPECL Inputs
VCC	Positive Supply
GND	Ground

ORDERING INFORMATION

Device	Package	Shipping
MC100EPT23D	SOIC	98 Units/Rail
MC100EPT23DR2	SOIC	2500 Tape & Reel

MC100EPT23

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{CC}	Power Supply (GND = 0V)	0 to 3.8	VDC
V _I	Input Voltage (GND = 0V, V _I not more positive than V _{CC})	0 to 3.8	VDC
I _{out}	Output Current Continuous Surge	50 100	mA
T _A	Operating Temperature Range	-40 to +85	°C
T _{stg}	Storage Temperature	-65 to +150	°C
θ _{JA}	Thermal Resistance (Junction-to-Ambient) Still Air 500lfpm	190 130	°C/W
θ _{JC}	Thermal Resistance (Junction-to-Case)	41 to 44 ± 5%	°C/W
T _{sol}	Solder Temperature (<2 to 3 Seconds: 245°C desired)	265	°C

* Maximum Ratings are those values beyond which damage to the device may occur.

DC CHARACTERISTICS (V_{CC} = 3.3V ± 0.3V; GND = 0V; T_A = -40°C to 85°C)

Symbol	Characteristic	Min	Typ	Max	Unit
I _{CCH}	Power Supply Current (Outputs set to HIGH)	10	18	25	mA
I _{CCL}	Power Supply Current (Outputs set to LOW)	15	26	33	mA
V _{IH}	Input HIGH Voltage (V _{CC} = 3.3) (Note 1.)	2135		2420	mV
V _{IL}	Input LOW Voltage (V _{CC} = 3.3) (Note 1.)	1490		1825	mV
I _{IH}	Input HIGH Current			150	μA
I _{IL}	Input LOW Current	D D̄		0.5	μA
V _{OH}	Output HIGH Voltage (I _{OH} = -3.0mA) (Note 2.)	2.4			V
V _{OL}	Output LOW Voltage (I _{OL} = 24mA) (Note 2.)			0.5	V
I _{OS}	Output Short Circuit Current	-180		-50	mA
V _{IHCMR}	Input HIGH Voltage Common Mode Range (Note 3.)	2.0		3.3	V

NOTE: 100EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500lfpm is maintained.

1. All values vary 1:1 with V_{CC}.
2. All loading with 500 ohms to GND, CL = 20pF.
3. V_{IHCMR} min varies 1:1 with GND, max varies 1:1 with V_{CC}.

AC CHARACTERISTICS (V_{CC} = 3.3V ± 0.3V; GND = 0V)


Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
f _{max}	Maximum Toggle Frequency (Note 4.)	275	350		275	350		275	350		MHz
t _{PLH} , t _{PHL}	Propagation Delay to Output Differential (Note 5.)	1.2	1.5	1.8	1.2	1.5	1.8	1.3	1.7	2.2	ns
t _{SK++} , t _{SK--} , t _{SKPP}	Output-to-Output Skew++ Output-to-Output Skew-- Part-to-Part Skew (Note 6.)		60 25 500			60 25 500			60 25 500		ps
t _{JITTER}	Cycle-to-Cycle Jitter		TBD			TBD			TBD		ps
V _{PP}	Input Voltage Swing (Differential) (Note 7.)	100	800	1200	100	800	1200	100	800	1200	mV
t _r , t _f	Output Rise/Fall Times (20% - 80%) Q, Q̄	330	600	900	330	600	900	330	650	900	ps

4. F_{max} guaranteed for functionality only. V_{OL} and V_{OH} levels are guaranteed at DC only.
5. Reference (V_{CC} = 3.3V ± 5%; GND = 0V)
6. Skews are measured between outputs under identical conditions.
7. 200mV input guarantees full logic swing at the output.

MC100EPT23

PACKAGE DIMENSIONS


SO-8
D SUFFIX
PLASTIC SOIC PACKAGE
CASE 751-06
ISSUE T



NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. DIMENSIONS ARE IN MILLIMETER.
3. DIMENSION D AND E DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 TOTAL IN EXCESS OF THE B DIMENSION AT MAXIMUM MATERIAL CONDITION.

MILLIMETERS		
DIM	MIN	MAX
A	1.35	1.75
A1	0.10	0.25
B	0.35	0.49
C	0.19	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27 BSC	
H	5.80	6.20
h	0.25	0.50
L	0.40	1.25
θ	0°	7°

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

USA/EUROPE Literature Fulfillment:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com

Fax Response Line*: 303-675-2167
800-344-3810 Toll Free USA/Canada
*To receive a Fax of our publications

N. America Technical Support: 800-282-9855 Toll Free USA/Canada

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)
Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center
4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-8549

Phone: 81-3-5487-8345
Email: r14153@onsemi.com

ON Semiconductor Website: <http://onsemi.com>

For additional information, please contact your local Sales Representative.