

# **High-Voltage - High Power Transistors**

... designed for use in high power audio amplifier applications and high voltage switching regulator circuits.

• High Collector Emitter Sustaining Voltage –

 $V_{CEO(sus)} = 140 \text{ Vdc}$ 

• High DC Current Gain – @ I<sub>C</sub> = 8.0 Adc

 $h_{FE} = 15 \text{ (Min)}$ 

• Low Collector-Emitter Saturation Voltage -

 $V_{CE(sat)} = 1.0 \text{ Vdc (Max)} @ I_C = 10 \text{ Adc}$ 

#### **MAXIMUM RATINGS (1)**

| Rating   | Symbol                            | Value       | Unit          |
|--|-----------------------------------|-------------|---------------|
| Collector–Emitter Voltage  | $V_{CEO}$                         | 140         | Vdc           |
| Collector–Base Voltage   | V <sub>CB</sub>                   | 140         | Vdc           |
| Emitter-Base Voltage   | V <sub>EB</sub>                   | 7.0         | Vdc           |
| Collector Current – Continuous<br>Peak                             | I <sub>C</sub>                    | 16<br>20    | Adc           |
| Base Current – Continuous  | Ι <sub>Β</sub>                    | 5.0         | Adc           |
| Total Device Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C | P <sub>D</sub>                    | 200<br>1.14 | Watts<br>W/°C |
| Operating and Storage Junction<br>Temperature Range                | T <sub>J</sub> , T <sub>stg</sub> | -65 to +200 | °C            |

### THERMAL CHARACTERISTICS (1)

| Characteristic                       | Symbol        | Max   | Unit |
|--------------------------------------|---------------|-------|------|
| Thermal Resistance, Junction to Case | $\theta_{JC}$ | 0.875 | °C/W |

(1) Indicates JEDEC Registered Data.




Figure 1. Power Derating

Safe Area Curves are indicated by Figure 5. All Limits are applicable and must be observed.

# 2N5631 PNP 2N6031

16 AMPERE
POWER TRANSISTORS
COMPLEMENTARY
SILICON
140 VOLTS
200 WATTS



CASE 1-07 TO-204AA (TO-3)

#### **ELECTRICAL CHARACTERISTICS** (T<sub>C</sub> = 25°C unless otherwise noted)

| Characteristic   |                  | Symbol                | Min       | Max         | Unit |
|--|------------------|-----------------------|-----------|-------------|------|
| OFF CHARACTERISTICS  |                  |                       |           |             |      |
| Collector–Emitter Sustaining Voltage (2) $(I_C = 200 \text{ mAdc}, I_B = 0)$   |                  | V <sub>CEO(sus)</sub> | 140       | _           | Vdc  |
| Collector-Emitter Cutoff Current   |                  | I <sub>CEO</sub>      |           |             | mAdc |
| $(V_{CE} = 70 \text{ Vdc}, I_B = 0)$   |                  |                       | _         | 2.0         |      |
| Collector–Emitter Cutoff Current $(V_{CE} = Rated V_{CB}, V_{EB(off)} = 1.5 Vdc)$ $(V_{CE} = Rated V_{CB}, V_{EB(off)} = 1.5 Vdc, T_C = 150 °C)$ |                  | I <sub>CEX</sub>      |           | 2.0<br>7.0  | mAdc |
| Collector–Base Cutoff Current $(V_{CB} = Rated V_{CB}, I_E = 0)$   |                  | I <sub>CBO</sub>      | _         | 2.0         | mAdc |
| Emitter–Base Cutoff Current (V <sub>BE</sub> = 7.0 Vdc, I <sub>C</sub> = 0)  |                  | I <sub>EBO</sub>      | -         | 5.0         | mAdc |
| ON CHARACTERISTICS (2)   |                  |                       |           |             |      |
| DC Current Gain $(I_C = 8 \text{ Adc}, V_{CE} = 2.0 \text{ Vdc})$ $(I_C = 16 \text{ Adc}, V_{CE} = 2.0 \text{ Vdc})$                             |                  | h <sub>FE</sub>       | 15<br>4.0 | 60<br>-     | _    |
| Collector–Emitter Saturation Voltage ( $I_C = 10$ Adc, $I_B = 1.0$ Adc) ( $I_C = 16$ Adc, $I_B = 4.0$ Adc)                                       |                  | V <sub>CE(sat)</sub>  | _<br>_    | 1.0<br>2.0  | Vdc  |
| Base–Emitter Saturation Voltage (I <sub>C</sub> = 10 Adc, I <sub>B</sub> = 1.0 Adc)  |                  | V <sub>BE(sat)</sub>  | -         | 1.8         | Vdc  |
| Base–Emitter On Voltage ( $I_C = 8.0 \text{ Adc}$ , $V_{CE} = 2.0 \text{ Vdc}$ )   |                  | V <sub>BE(on)</sub>   | -         | 1.5         | Vdc  |
| DYNAMIC CHARACTERISTICS  |                  |                       |           |             |      |
| Current–Gain – Bandwidth Product (3)<br>(I <sub>C</sub> = 1.0 Adc, V <sub>CE</sub> = 20 Vdc, f <sub>test</sub> = 0.5 MHz)                        |                  | f <sub>T</sub>        | 1.0       | _           | MHz  |
| Output Capacitance<br>(V <sub>CB</sub> = 10 Vdc, I <sub>E</sub> = 0, f = 0.1 MHz)  | 2N5631<br>2N6031 | C <sub>ob</sub>       | -<br>-    | 500<br>1000 | pF   |
| Small–Signal Current Gain ( $I_C = 4.0 \text{ Adc}$ , $V_{CE} = 10 \text{ Vdc}$ , $f = 1.0 \text{ kHz}$ )  |                  | h <sub>fe</sub>       | 15        | _           | -    |

<sup>\*</sup>Indicates JEDEC Registered Data.

<sup>(2)</sup>  $f_T = |h_{fe}| \bullet f_{test}$ 




Figure 2. Switching Times Test Circuit

Figure 3. Turn-On Time

<sup>(1)</sup> Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\geq$  2.0%.




Figure 4. Thermal Response




Figure 5. Active-Region Safe Operating Area

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_{J(pk)} = 200^{\circ}C$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \le 200^{\circ}C$ .  $T_{J(pk)}$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.




Figure 6. Turn-Off Time




Figure 7. Capacitance




Figure 8. DC Current Gain





Figure 9. Collector Saturation Region

#### **PACKAGE DIMENSIONS**

### **CASE 1-07** TO-204AA (TO-3) **ISSUE** Z



- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: INCH.

  3. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-204AA OUTLINE SHALL APPLY.

|     | INCHES    |           | MILLIMETERS |       |  |
|-----|-----------|-----------|-------------|-------|--|
| DIM | MIN       | MAX       | MIN         | MAX   |  |
| Α   | 1.550 REF |           | 39.37 REF   |       |  |
| В   |           | 1.050     |             | 26.67 |  |
| С   | 0.250     | 0.335     | 6.35        | 8.51  |  |
| D   | 0.038     | 0.043     | 0.97        | 1.09  |  |
| E   | 0.055     | 0.070     | 1.40        | 1.77  |  |
| G   | 0.430 BSC |           | 10.92 BSC   |       |  |
| Н   | 0.215 BSC |           | 5.46 BSC    |       |  |
| K   | 0.440     | 0.480     | 11.18       | 12.19 |  |
| L   | 0.665     | 0.665 BSC |             | BSC   |  |
| N   |           | 0.830     |             | 21.08 |  |
| Q   | 0.151     | 0.165     | 3.84        | 4.19  |  |
| U   | 1.187 BSC |           | 30.15 BSC   |       |  |
| V   | 0.131     | 0.188     | 3.33        | 4.77  |  |

STYLE 1: PIN 1. BASE 2. EMITTER CASE: COLLECTOR

# **Notes**



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### **PUBLICATION ORDERING INFORMATION**

#### NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

**EUROPE:** LDC for ON Semiconductor – European Support

German Phone: (+1) 303–308–7140 (Mon–Fri 2:30pm to 7:00pm CET)

Email: ONlit-german@hibbertco.com

French Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (Mon–Fri 12:00pm to 5:00pm GMT)

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS\*: 00-800-4422-3781

\*Available from Germany, France, Italy, UK, Ireland

#### CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

Toll-Free from Mexico: Dial 01-800-288-2872 for Access -

then Dial 866-297-9322

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 1-303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore:

001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center

4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 **Phone**: 81–3–5740–2700

**Email**: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.