

# LCD Module Specification

First Edition

Aug 17, 2000

Final Revision

\*\*\*\*\*

Approved by

Production Div.

*A. Kaman*

Checked by

Quality Assurance Div.

*Katsun*

Checked by

Design Engineering Div.

*S. Matsuo*

Prepared by

Production Div.

*y. Kuragano*

Type No.

**F - 5 1 1 6 8 N C U - F W - A A**

### Table of Contents

1. General Specifications .....	2
2. Electrical Specifications.....	3
3. Optical Specifications .....	8
4. I/O Terminal.....	10
5. Test.....	13
6. Appearance Standards.....	14
7. Code System of Production Lot .....	16
8. Type Number.....	16
9. Applying Precautions .....	16
10. Precautions Relating Product Handling.....	17
11. Warranty.....	18

### Revision History

Rev.	Date	Page	Comment



## 1. General Specifications

Operating Temp.	: min. 0°C ~ max. 50°C
Storage Temp.	: min. -20°C ~ max. 70°C
Dot Pixels	: 240×3 [R.G.B] (W) × 64 (H) dots
Dot Size	: 0.166 (W) × 0.52 (H) mm
Dot Pitch	: 0.176 (W) × 0.53 (H) mm
Viewing Area	: 132.0 (W) × 39.0 (H) mm
Outline Dimensions	: 180.0 (W) × 59.6 (H) × 14.0 max. (D) mm
Weight	: 135g max.
LCD Type	: CTD-17765 (F-STN / Color-mode / Transmissive )
Viewing Angle	: 12:00
Data Transfer	: 8-bit parallel data transfer
Appendix	: Initialize the registers
Backlight	: Cold Cathode Fluorescent Lamp (CFL) × 1
Drawings	: Dimensional Outline            UE-300809

## 2. Electrical Specifications

### 2.1. Absolute Maximum Ratings

V<sub>SS</sub>=0V

Parameter	Symbol	Conditions	Min.	Max.	Units
Supply Voltage	V <sub>CC1</sub> -V <sub>SS</sub> V <sub>CC2</sub> -V <sub>SS</sub>	—	-0.3	6.0	V
Supply Voltage (Contrast)	V <sub>CONT</sub> -V <sub>SS</sub>	—	-0.3	6.0	V
Input Voltage	V <sub>I</sub>	—	-0.3	V <sub>CC1</sub>	V

### 2.2. DC Characteristics

T<sub>a</sub>=25°C, V<sub>SS</sub>=0V

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
Supply Voltage	V <sub>CC1</sub> -V <sub>SS</sub> V <sub>CC2</sub> -V <sub>SS</sub>	—	4.5	5.0	5.5	V
Supply Voltage (Contrast)	V <sub>CONT</sub> -V <sub>SS</sub>	—	2.4	2.5	2.6	V
High Level Input Voltage	V <sub>IH</sub>	V <sub>CC1</sub> =5.5V	2.0	—	—	V
Low Level Input Voltage	V <sub>IL</sub>	V <sub>CC1</sub> =4.5V	—	—	0.8	V
High Level Output Voltage	V <sub>OH</sub>	I <sub>OH</sub> =-8mA Apply to DB0~DB15	V <sub>CC1</sub> -0.4	—	—	V
Low Level Output Voltage	V <sub>OL</sub>	I <sub>OL</sub> =8mA Apply to DB0~DB15	0	—	0.4	V
High Level Output Voltage	V <sub>OH</sub>	I <sub>OH</sub> =-12mA Apply to READY	V <sub>CC1</sub> -0.4	—	—	V
Low Level Output Voltage	V <sub>OL</sub>	I <sub>OL</sub> =12mA Apply to READY	—	—	0.4	V
Frequency	f <sub>osc</sub>	—	—	3	—	MHz
Supply Current	I <sub>CC</sub> Note1	V <sub>CC1</sub> -V <sub>SS</sub> =5.0V V <sub>CC2</sub> -V <sub>SS</sub> =5.0V	—	40	60	mA

Note1: I<sub>CC</sub>=I<sub>CC1</sub>+I<sub>CC2</sub>


## 2.3.AC Characteristics

### 2.3.1.Read/Write Operation Sequence

#### **READ**

V<sub>CC1</sub>=4.5~5.5V


Parameter	Symbol	Min.	Max.	Units
AB[15:0] and $\overline{\text{IOCS}}$ valid before $\overline{\text{IORD}} \downarrow$	t <sub>1</sub>	0	—	ns
AB[15:0] and $\overline{\text{IOCS}}$ hold from $\overline{\text{IORD}} \uparrow$	t <sub>2</sub>	10	—	ns
$\overline{\text{IORD}} \downarrow$ to DB[7:0] valid	t <sub>3</sub>	—	40	ns
DB[7:0] hold from $\overline{\text{IORD}} \uparrow$	t <sub>4</sub>	—	15	ns
$\overline{\text{IORD}} \uparrow$ to DB[7:0] Hi-z delay	t <sub>5</sub>	—	25	ns



#### **WRITE**

V<sub>CC1</sub>=4.5~5.5V

Parameter	Symbol	Min.	Max.	Units
AB[15:0] and $\overline{\text{IOCS}}$ valid before $\overline{\text{IOWR}} \downarrow$	t <sub>1</sub>	0	—	ns
AB[15:0] and $\overline{\text{IOCS}}$ hold from $\overline{\text{IOWR}} \uparrow$	t <sub>2</sub>	10	—	ns
DB[7:0] setup to $\overline{\text{IOWR}} \uparrow$	t <sub>3</sub>	10	—	ns
DB[7:0] hold from $\overline{\text{IOWR}} \uparrow$	t <sub>4</sub>	10	—	ns
Pulse width of $\overline{\text{IOWR}}$	t <sub>5</sub>	20	—	ns




### 2.3.2. Read/Write Operation Sequence (VRAM)

#### READ

V<sub>CC1</sub>=4.5~5.5V

Parameter	Symbol	Min.	Max.	Units
AB[15:0] and $\overline{\text{MEMCS}}$ valid before $\overline{\text{MEMRD}} \downarrow$	t <sub>1</sub>	0	—	ns
AB[15:0] and $\overline{\text{MEMCS}}$ hold from $\overline{\text{MEMRD}} \uparrow$	t <sub>2</sub>	0	—	ns
$\overline{\text{MEMRD}} \downarrow$ to READY $\downarrow$	t <sub>3</sub>	—	20	ns
READY $\uparrow$ to DB[7:0] valid	t <sub>4</sub>	—	10	ns
DB[7:0] hold from $\overline{\text{MEMRD}} \uparrow$	t <sub>5</sub>	—	10	ns
$\overline{\text{MEMRD}} \uparrow$ to DB[7:0] Hi-z delay	t <sub>6</sub>	—	20	ns
READY negated pluse width	t <sub>7</sub>	—	35×MCLK+10	ns

MCLK=1/fosc or 2/fosc depending on which display mode the chip is in. (See section 2.3.3.)




#### WRITE

V<sub>CC1</sub>=4.5~5.5V

Parameter	Symbol	Min.	Max.	Units
AB[15:0] and $\overline{\text{MEMCS}}$ valid before $\overline{\text{MEMWR}} \downarrow$	t <sub>1</sub>	0	—	ns
AB[15:0] and $\overline{\text{MEMCS}}$ hold from $\overline{\text{MEMWR}} \uparrow$	t <sub>2</sub>	0	—	ns
$\overline{\text{MEMWR}} \downarrow$ to READY $\downarrow$	t <sub>3</sub>	—	20	ns
$\overline{\text{MEMWR}} \downarrow$ to DB[7:0] valid	t <sub>4</sub>	—	MCLK-20	ns
DB[7:0] hold from $\overline{\text{MEMWR}} \uparrow$	t <sub>5</sub>	0	—	ns
READY negated pluse width	t <sub>6</sub>	—	35×MCLK+10	ns

MCLK=1/fosc or 2/fosc depending on which display mode the chip is in. (See section 2.3.3.)



### 2.3.3.SRAM Access Time

#### **8-bit Display Memory Interface**

$f_{osc}=3\text{MHz}$

Display Mode	Access time
16-level colors	Access time $\leq 1/f_{osc}-25\text{ns}$
4-level colors	Access time $\leq 2/f_{osc}-25\text{ns}$
Black-and-White(BW)	Access time $\leq 2/f_{osc}-25\text{ns}$


## 2.4. Lighting Specifications

Ta=25°C

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units	Notes
Surface Luminance	L	I <sub>L</sub> =5mA	—	150	—	cd/m <sup>2</sup>	1
Average Life	T <sub>AL</sub>	I <sub>L</sub> =5mA	—	25000	—	hrs	2

Note 1 : Surface Luminance is specified by the initial data of luminance measured at the center of display surface after 20 minutes power on. ( All ON pattern )

Note 2 : CFL life is defined as the time for which the initial luminance is attenuated by 50% of the luminance value. Average Life represents the time elapsed at the point of time when the residual ratio becomes below 50% when plural lamps are lighted in comparison with the definition of life mentioned above.




CFL Testing Circuit

## 2.5. CFL Inverter Specifications

Ta=25°C

Parameter	Symbol	Min.	Typ.	Max.	Units	Notes
Input Voltage	V <sub>in</sub>	11.4	12.0	13.2	V	—
Input Current	I <sub>in</sub>	140	170	200	mA	V <sub>in</sub> =12.0V
Cube Current	I <sub>L</sub>	4.0	5.0	6.0	mArms	Note1
Frequency	f	55	65	75	kHz	Note1
Adjustment Luminance Ratio	L(min.):L(max.)	—	1:3	—	—	Note2

Note1:A value when luminance is maximum.



Note2:Testing Circuit

### 3. Optical Specifications

#### 3.1. Optical Characteristics

$T_a=25^{\circ}\text{C}$ , 1/64 Duty, 1/9 Bias,  $V_{OD}=14.0\text{V}$  (Note 4),  $\theta = 0^{\circ}$ ,  $\phi = -^{\circ}$

Parameter		Symbol	Conditions	Min.	Typ.	Max.	Units
Contrast Ratio	Note 1	CR	$\theta = 0^{\circ}$ , $\phi = -^{\circ}$	—	40	—	
Chromaticity (white)		x	—	0.273	0.303	0.333	
		y	—	0.311	0.341	0.371	
Viewing Angle			Shown in 3.3				
Response Time	Rise Note 3	$T_{ON}$	—	—	140	210	ms
	Decay Note 4	$T_{OFF}$	—	—	100	200	ms

Note 1 : Contrast ratio is defined as follows.

$$CR = L_{ON} / L_{OFF}$$

$L_{ON}$  : Luminance of the ON segments

$L_{OFF}$  : Luminance of the OFF segments


Note 2 : Chromaticity at Backlight Surface:  $x=0.345$ ,  $y=0.330$

Note 3 : The time that the luminance level reaches 90% of the saturation level from 0% when ON signal is applied.

Note 4 : The time that the luminance level reaches 10% of the saturation level from 100% when OFF signal is applied.

Note 5 : Definition of Driving Voltage  $V_{OD}$


Assuming that the typical driving waveforms shown below are applied to the LCD Panel at 1/A Duty - 1/B Bias ( A : Duty Number, B : Bias Number ). Driving voltage  $V_{OD}$  is defined as the voltage  $V_{O-P}$  when the contrast ratio ( $CR=L_{ON} / L_{OFF}$ ) is at its maximum.







### 3.2. Definition of Viewing Angle and Optimum Viewing Area

- Point ● shows the point where contrast ratio is measured. :  $\theta = 0^\circ$ ,  $\phi = -^\circ$
- Driving condition : 1/64 Duty, 1/9 Bias,  $V_{OD}=14.0V$ ,  $f_F=140Hz$



• Area  shows typ.  $CR \geq 2$

### 3.3. System Block Diagram



## 4. I/O Terminal

### 4.1. Pin Assignment

#### CN1


No.	Symbol	Level	Function
1	FG	—	Frame GND
2	V <sub>SS</sub>	—	Power Supply (0V, GND)
3	V <sub>SS</sub>	—	Power Supply (0V, GND)
4	V <sub>CC1</sub>	—	Power Supply for Logic
5	V <sub>CC1</sub>	—	Power Supply for Logic
6	V <sub>CC2</sub>	—	Power Supply for LCD
7	V <sub>CC2</sub>	—	Power Supply for LCD
8	V <sub>CONT</sub>	—	Voltage Level for LCD Contrast Adjustment
9	$\overline{\text{IOCS}}$	H / L	Control Register Chip Select Signal L : Active
10	$\overline{\text{IOWR}}$	H / L	Control Register Write Signal L : Active
11	$\overline{\text{IORD}}$	H / L	Control Register Read Signal L : Active
12	$\overline{\text{MEMCS}}$	H / L	Memory Chip Select Signal L : Active
13	$\overline{\text{MEMWR}}$	H / L	Memory Write Signal L : Active
14	$\overline{\text{MEMRD}}$	H / L	Memory Read Signal L : Active
15	READY	H / L	Ready Signal
16	RESET	H / L	Reset Signal H : Reset
17	AB0	H / L	Address Bus Line
18	AB1	H / L	Address Bus Line
19	AB2	H / L	Address Bus Line
20	AB3	H / L	Address Bus Line
21	AB4	H / L	Address Bus Line
22	AB5	H / L	Address Bus Line
23	AB6	H / L	Address Bus Line
24	AB7	H / L	Address Bus Line
25	AB8	H / L	Address Bus Line
26	AB9	H / L	Address Bus Line
27	AB10	H / L	Address Bus Line
28	AB11	H / L	Address Bus Line
29	AB12	H / L	Address Bus Line
30	AB13	H / L	Address Bus Line
31	AB14	H / L	Address Bus Line
32	AB15	H / L	Address Bus Line
33	DB0	H / L	Data Bus Line
34	DB1	H / L	Data Bus Line
35	DB2	H / L	Data Bus Line
36	DB3	H / L	Data Bus Line
37	DB4	H / L	Data Bus Line
38	DB5	H / L	Data Bus Line
39	DB6	H / L	Data Bus Line
40	DB7	H / L	Data Bus Line

## CN2


No.	Symbol	Level	Function
1	VR	—	CFL Compensation Terminal (10k Ω)
2	VR(G)	—	CFL Compensation Terminal ( G )
3	GND	—	Power Supply for CFL Inverter (GND)
4	VIN(12V)	—	Power Supply for CFL Inverter (+12V)

### 4.2.Example of Power Supply

It is recommended to apply a potentiometer for the contrast adjust due to the tolerance of the driving voltage and its temperature dependence.




### 4.3. Block Diagram



## 5. Test

No change on display and in operation under the following test condition.

No.	Parameter	Conditions	Notes
1	High Temperature Operating	50°C ± 2°C, 96hrs (operation state)	
2	Low Temperature Operating	0°C ± 2°C, 96hrs (operation state)	3
3	High Temperature Storage	60°C ± 2°C, 96hrs	4
4	Low Temperature Storage	-20°C ± 2°C, 96hrs	3, 4
5	Damp Proof Test	40°C ± 2°C, 90~95%RH, 96hrs	3, 4
6	Vibration Test	Total fixed amplitude : 1.5mm Vibration Frequency : 10~55Hz One cycle 60 seconds to 3 directions of X, Y, Z for each 15 minutes	5
7	Shock Test	To be measured after dropping from 60cm high on the concrete surface in packing state. 	

Note 1 : Unless otherwise specified, tests will be conducted under the following condition.

Temperature : 20 ± 5°C

Humidity : 65 ± 5%

Note 2 : Unless otherwise specified, tests will be not conducted under functioning state.

Note 3 : No dew condensation to be observed.

Note 4 : The function test shall be conducted after 4 hours storage at the normal temperature and humidity after removed from the test chamber.

Note 5 : Vibration test will be conducted to the product itself without putting it in a container.


## 6. Appearance Standards

### 6.1. Inspection conditions


The LCD shall be inspected under 40W white fluorescent light.

The distance between the eyes and the sample shall be more than 30cm.

All directions for inspecting the sample should be within 45° against perpendicular line.



### 6.2. Definition of applicable Zones



A Zone : Active display area

B Zone : Area from outside of "A Zone" to validity viewing area

C Zone : Rest parts


A Zone + B Zone = Validity viewing area

### 6.3. Standards

No.	Parameter	Criteria																																																							
1	Black and White Spots, Foreign Substances	<p>(1) Round Shape</p> <table border="1"> <thead> <tr> <th rowspan="2">Dimension (mm) \ Zone</th> <th colspan="3">Acceptable Number</th> </tr> <tr> <th>A</th> <th>B</th> <th>C</th> </tr> </thead> <tbody> <tr> <td><math>D \leq 0.1</math></td> <td>*</td> <td>*</td> <td>*</td> </tr> <tr> <td><math>0.1 &lt; D \leq 0.2</math></td> <td>3</td> <td>5</td> <td>*</td> </tr> <tr> <td><math>0.2 &lt; D \leq 0.3</math></td> <td>2</td> <td>3</td> <td>*</td> </tr> <tr> <td><math>0.3 &lt; D \leq 0.35</math></td> <td>0</td> <td>1</td> <td>*</td> </tr> <tr> <td><math>0.35 &lt; D</math></td> <td>0</td> <td>0</td> <td>*</td> </tr> </tbody> </table> <p><math>D = (\text{Long} + \text{Short}) / 2</math> * : Disregard</p> <p>(2) Line Shape</p> <table border="1"> <thead> <tr> <th colspan="2" rowspan="2">X (mm) \ Y (mm) \ Zone</th> <th colspan="3">Acceptable Number</th> </tr> <tr> <th>A</th> <th>B</th> <th>C</th> </tr> </thead> <tbody> <tr> <td>—</td> <td><math>0.03 \geq W</math></td> <td>*</td> <td>*</td> <td>*</td> </tr> <tr> <td><math>2.0 \geq L</math></td> <td><math>0.05 \geq W</math></td> <td>4</td> <td>4</td> <td>*</td> </tr> <tr> <td><math>1.0 \geq L</math></td> <td><math>0.1 \geq W</math></td> <td>4</td> <td>4</td> <td>*</td> </tr> <tr> <td>—</td> <td><math>0.1 &lt; W</math></td> <td colspan="3">In the same way (1)</td> </tr> </tbody> </table> <p>X : Length Y : Width * : Disregard</p> <p>Total defects shall not exceed 7.</p>	Dimension (mm) \ Zone	Acceptable Number			A	B	C	$D \leq 0.1$	*	*	*	$0.1 < D \leq 0.2$	3	5	*	$0.2 < D \leq 0.3$	2	3	*	$0.3 < D \leq 0.35$	0	1	*	$0.35 < D$	0	0	*	X (mm) \ Y (mm) \ Zone		Acceptable Number			A	B	C	—	$0.03 \geq W$	*	*	*	$2.0 \geq L$	$0.05 \geq W$	4	4	*	$1.0 \geq L$	$0.1 \geq W$	4	4	*	—	$0.1 < W$	In the same way (1)		
Dimension (mm) \ Zone	Acceptable Number																																																								
	A	B	C																																																						
$D \leq 0.1$	*	*	*																																																						
$0.1 < D \leq 0.2$	3	5	*																																																						
$0.2 < D \leq 0.3$	2	3	*																																																						
$0.3 < D \leq 0.35$	0	1	*																																																						
$0.35 < D$	0	0	*																																																						
X (mm) \ Y (mm) \ Zone		Acceptable Number																																																							
		A	B	C																																																					
—	$0.03 \geq W$	*	*	*																																																					
$2.0 \geq L$	$0.05 \geq W$	4	4	*																																																					
$1.0 \geq L$	$0.1 \geq W$	4	4	*																																																					
—	$0.1 < W$	In the same way (1)																																																							
2	Air Bubbles (between glass & polarizer)	<table border="1"> <thead> <tr> <th rowspan="2">Dimension (mm) \ Zone</th> <th colspan="3">Acceptable Number</th> </tr> <tr> <th>A</th> <th>B</th> <th>C</th> </tr> </thead> <tbody> <tr> <td><math>D1, D2 \leq 0.3</math></td> <td>*</td> <td>*</td> <td>*</td> </tr> <tr> <td><math>0.3 &lt; D1, D2 \leq 0.5</math></td> <td>3</td> <td>*</td> <td>*</td> </tr> <tr> <td><math>0.5 &lt; D1 \leq 0.7</math></td> <td>2</td> <td>3</td> <td>*</td> </tr> <tr> <td><math>0.5 &lt; D2 \leq 0.6</math></td> <td>2</td> <td>3</td> <td>*</td> </tr> <tr> <td><math>0.7 &lt; D1, 0.6 &lt; D2</math></td> <td>0</td> <td>0</td> <td>*</td> </tr> </tbody> </table> <p>D1 : Small foam a gathering D2 : Single foam * : Disregard</p> <p>Total defects shall not exceed 5.</p>	Dimension (mm) \ Zone	Acceptable Number			A	B	C	$D1, D2 \leq 0.3$	*	*	*	$0.3 < D1, D2 \leq 0.5$	3	*	*	$0.5 < D1 \leq 0.7$	2	3	*	$0.5 < D2 \leq 0.6$	2	3	*	$0.7 < D1, 0.6 < D2$	0	0	*																												
Dimension (mm) \ Zone	Acceptable Number																																																								
	A	B	C																																																						
$D1, D2 \leq 0.3$	*	*	*																																																						
$0.3 < D1, D2 \leq 0.5$	3	*	*																																																						
$0.5 < D1 \leq 0.7$	2	3	*																																																						
$0.5 < D2 \leq 0.6$	2	3	*																																																						
$0.7 < D1, 0.6 < D2$	0	0	*																																																						
3	The Shape of Dot	However, each pixel shall remain more than one-third of the original pixel size.																																																							
4	Polarizer Scratches	Not to be conspicuous defects.																																																							
5	Polarizer Dirts	If the stains are removed easily from LCDP surface, the module is not defective.																																																							
6	Complex Foreign Substance Defects	Black spots, line shaped foreign substances or air bubbles between glass & polarizer should be 7pcs maximum in total.																																																							
7	Distance between Different Foreign Substance Defects	$D \leq 0.2$ : 20mm or more $0.2 < D$ : 40mm or more																																																							


## 7. Code System of Production Lot

The production lot of module is specified as follows.



## 8. Type Number

The type number of module is specified on the back of module as follows.



## 9. Applying Precautions

Please contact us when questions and/or new problems not specified in this specifications arise.



## 10. Precautions Relating Product Handling

The Following precautions will guide you in handling our product correctly.

### 1) Liquid crystal display devices

- ① The liquid crystal display device panel used in the liquid crystal display module is made of plate glass. Avoid any strong mechanical shock. Should the glass break handle it with care.
- ② The polarizer adhering to the surface of the LCD is made of a soft material. Guard against scratching it.

### 2) Care of the liquid crystal display module against static electricity discharge.

- ① When working with the module, be sure to ground your body and any electrical equipment you may be using. We strongly recommend the use of anti static mats ( made of rubber ), to protect work tables against the hazards of electrical shock.
- ② Avoid the use of work clothing made of synthetic fibers. We recommend cotton clothing or other conductivity-treated fibers.
- ③ Slowly and carefully remove the protective film from the LCD module, since this operation can generate static electricity.

### 3) When the LCD module alone must be stored for long periods of time:

- ① Protect the modules from high temperature and humidity.
- ② Keep the modules out of direct sunlight or direct exposure to ultraviolet rays.
- ③ Protect the modules from excessive external forces.

### 4) Use the module with a power supply that is equipped with an overcurrent protector circuit, since the module is not provided with this protective feature.

### 5) Do not ingest the LCD fluid itself should it leak out of a damaged LCD module. Should hands or clothing come in contact with LCD fluid, wash immediately with soap.

### 6) Conductivity is not guaranteed for models that use metal holders where solder connections between the metal holder and the PCB are not used. Please contact us to discuss appropriate ways to assure conductivity.

### 7) For models which use CFL:

- ① High voltage of 1000V or greater is applied to the CFL cable connector area. Care should be taken not to touch connection areas to avoid burns.
- ② Protect CFL cables from rubbing against the unit and thus causing the wire jacket to become worn.
- ③ The use of CFLs for extended periods of time at low temperatures will significantly shorten their service life.

8) For models which use touch panels:

- ① Do not stack up modules since they can be damaged by components on neighboring modules.
- ② Do not place heavy objects on top of the product. This could cause glass breakage.

9) For models which use COG, TAB, or COF:

- ① The mechanical strength of the product is low since the IC chip faces out unprotected from the rear. Be sure to protect the rear of the IC chip from external forces.
- ② Given the fact that the rear of the IC chip is left exposed, in order to protect the unit from electrical damage, avoid installation configurations in which the rear of the IC chip runs the risk of making any electrical contact.

10) Models which use flexible cable, heat seal, or TAB:

- ① In order to maintain reliability, do not touch or hold by the connector area.
- ② Avoid any bending, pulling, or other excessive force, which can result in broken connections.

## 11. Warranty

This product has been manufactured to your company's specifications as a part for use in your company's general electronic products. It is guaranteed to perform according to delivery specifications. For any other use apart from general electronic equipment, we cannot take responsibility if the product is used in medical devices, nuclear power control equipment, aerospace equipment, fire and security systems, or any other applications in which there is a direct risk to human life and where extremely high levels of reliability are required. If the product is to be used in any of the above applications, we will need to enter into a separate product liability agreement.

- ① We cannot accept responsibility for any defect, which may arise from additional manufacturing of the product (including disassembly and reassembly), after product delivery.
- ② We cannot accept responsibility for any defect, which may arise after the application of strong external force to the product.
- ③ We cannot accept responsibility for any defect, which may arise due to the application of static electricity after the product has passed your company's acceptance inspection procedures.
- ④ When the product is in CFL models, CFL service life and brightness will vary according to the performance of the inverter used, leaks, etc. We cannot accept responsibility for product performance, reliability, or defect, which may arise.
- ⑤ We cannot accept responsibility for industrial property, which may arise through the use of your product, with exception to those issues relating directly to the structure or method of manufacturing of our product.
- ⑥ Optrex will not be held responsible for any quality guarantee issue for defect products judged as Optrex-origin longer than 2 (two) years from Optrex production or 1 (one) year from Optrex, Optrex America, Optrex Europe, Display LC delivery which ever comes later.