## MN3883S

## Full Multi-PAL-Compatible CCD Video Signal Delay Element

## - Overview

The MN3883S is a CCD signal delay element for video signal processing applications.
It contains such components as a shift register clock driver, charge I/O blocks, 1/2nd frequency doubler, two switchable CCD analog shift registers, a clamp bias circuit, resampling output amplifiers, a mode selection circuit and booster circuits.
When the switch input is " H " level, the MN3883S samples the input using the supplied clock signal with a frequency 7.15909 MHz of twice the NTSC color signal subcarrier frequency, and after adding in the attached filter delay, produces independent delays of 1 H (the horizontal scan period for the NTSC system) each for the two lines.
When the switch input is "M" level, the MN3883S samples the input using the supplied clock signal with a frequency 8.8672375 MHz of twice the PAL color signal subcarrier frequency, and after adding in the attached filter delay, produces independent delays of 1 H (the horizontal scan period for the NTSC system) each for the two lines.

When the switch input is "L" level, the MN3883S samples the input using the supplied clock signal with a frequency 8.8672375 MHz of twice the PAL color signal subcarrier frequency, and after adding in the attached filter delay, produces independent delays of 1 H (the horizontal scan period for the PAL system) for the Y output and 2 H for the C output.

## - Features

- Single 4.9 V power supply
- Single chip combining luminance signal delay element and delay element for color signal converted to low frequency
- Full Multi-PAL support, switchable between NTSC, 4.43 NTSC, and PAL systems


## Applications

- Full multi-PAL-compatible VCRs

■ Pin Assignment

( TOP VIEW )
SOP016-P-0225

## Block Diagram



Three input levels: H: NTSC
M: 4.43 NTSC
L: PAL

Application Circuit Example


Note: When an electlytic capacitor is attached to pin 5 , connect the negative pole to pin 5 .

- Package Dimensions (Unit:mm)


