## P4C163/P4C163L ULTRA HIGH SPEED 8K x 9 STATIC CMOS RAMS



#### **FEATURES**

- **Full CMOS, 6T Cell**
- High Speed (Equal Access and Cycle Times)
  - 25/35ns (Commercial)
  - 25/35/45ns (Military)
- Low Power Operation (Commercial/Military)
  - 690/800 mW Active 25
  - 193/220 mW Standby (TTL Input)
  - 5.5 mW Standby (CMOS Input) P4C163L
- Output Enable and Dual Chip Enable Control Functions

- Single 5V±10% Power Supply
- Data Retention with 2.0V Supply, 10 µA Typical Current (P4C163L Military)
- Common I/O
- **■** Fully TTL Compatible Inputs and Outputs
- Standard Pinout (JEDEC Approved)
  - 28-Pin 300 mil DIP, SOJ
  - 28-Pin 350 x 550 mil LCC
  - 28-Pin CERPACK



### **DESCRIPTION**


The P4C163 and P4C163L are 73,728-bit ultra high-speed static RAMs organized as 8K x 9. The CMOS memories require no clocks or refreshing and have equal access and cycle times. Inputs are fully TTL-compatible. The RAMs operate from a single  $5V\pm10\%$  tolerance power supply. With battery backup, data integrity is maintained for supply voltages down to 2.0V. Current drain is  $10\mu\text{A}$  from a 2.0V supply.

Access times as fast as 25 nanoseconds are available, permitting greatly enhanced system operating speeds. CMOS is used to reduce power consumption in both active and standby modes.


The P4C163 and P4C163L are available in 28-pin 300 mil DIP and SOJ and 28-pin 350 x 550 mil LCC packages providing excellent board level densities.



#### **FUNCTIONAL BLOCK DIAGRAM**



#### PIN CONFIGURATIONS



PERFORMANCE
SEMICONDUCTOR CORPORATION

Means Quality, Service and Speed

### ب\_

### MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
V <sub>cc</sub>	Power Supply Pin with Respect to GND	-0.5 to +7	V
V <sub>TERM</sub>	Terminal Voltage with Respect to GND (up to 7.0V)	-0.5 to V <sub>cc</sub> +0.5	V
T <sub>A</sub>	Operating Temperature	-55 to +125	°C

Symbol	Parameter	Value	Unit
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	°C
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
$P_{T}$	Power Dissipation	1.0	W
I <sub>OUT</sub>	DC Output Current	50	mA

### RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade <sup>(2)</sup>	Ambient Temperature	GND	V <sub>cc</sub>
Military	−55 to +125°C	0V	5.0V ± 10%

Grade <sup>(2)</sup>	Ambient Temperature	GND	V <sub>cc</sub>
Commercial	0°C to +70°C	0V	5.0V ± 10%

### DC ELECTRICAL CHARACTERISTICS

Over recommended operating temperature and supply voltage(2)

Councils and	Davamatar	Toot Conditions		P40	163	P4C	11	
Symbol	Parameter	Test Conditions		Min	Max	Min	Max	Unit
V <sub>IH</sub>	Input High Voltage			2.2	V <sub>cc</sub> +0.5	2.2	V <sub>cc</sub> +0.5	V
V <sub>IL</sub>	Input Low Voltage			-0.5 <sup>(3)</sup>	0.8	-0.5 <sup>(3)</sup>	0.8	V
V <sub>HC</sub>	CMOS Input High Voltage			V <sub>cc</sub> -0.2	V <sub>cc</sub> +0.5	V <sub>cc</sub> -0.2	V <sub>cc</sub> +0.5	V
V <sub>LC</sub>	CMOS Input Low Voltage			-0.5 <sup>(3)</sup>	0.2	-0.5 <sup>(3)</sup>	0.2	V
V <sub>CD</sub>	Input Clamp Diode Voltage	$V_{CC} = Min., I_{IN} = -18 \text{ m}.$	A		-1.2		-1.2	V
V <sub>OL</sub>	Output Low Voltage (TTL Load)	$I_{OL} = +8 \text{ mA}, V_{CC} = \text{Min}.$			0.4		0.4	V
V <sub>OLC</sub>	Output Low Voltage (CMOS Load)	$I_{OLC} = +100  \mu A,  V_{CC} = M$	lin.		0.2		0.2	V
V <sub>OH</sub>	Output High Voltage (TTL Load)	$I_{OH} = -4 \text{ mA}, V_{CC} = \text{Min}.$		2.4		2.4		V
V <sub>OHC</sub>	Output High Voltage (CMOS Load)	$I_{OHC} = -100  \mu A,  V_{CC} = N$	1in.	V <sub>cc</sub> -0.2		V <sub>cc</sub> -0.2		V
I <sub>LI</sub>	Input Leakage Current	$V_{CC} = Max.$ $V_{IN} = GND \text{ to } V_{CC}$	Mil. Com'l.	-10 -5	+10 +5	–5 N/A	+5 N/A	μΑ
I <sub>LO</sub>	Output Leakage Current	$V_{CC} = Max., \overline{CE} = V_{IH},$ $V_{OUT} = GND \text{ to } V_{CC}$	Mil. Com'l.	-10 -5	+10 +5	−5 N/A	+5 N/A	μΑ

### CAPACITANCES<sup>(4)</sup>

 $(V_{CC} = 5.0V, T_A = 25^{\circ}C, f = 1.0MHz)$ 

Symbol	Parameter	Conditions	Тур.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	5	pF

Symbol Parameter		Conditions	Тур.	Unit
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	7	pF

### Notes:

- Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to MAXIMUM rating conditions for extended periods may affect reliability.
- 2. Extended temperature operation guaranteed with 400 linear feet per minute of air flow.
- 3. Transient inputs with V $_{\rm IL}$  and I $_{\rm IL}$  not more negative than  $-3.0{\rm V}$  and  $-100{\rm mA}$ , respectively, are permissible for pulse widths up to 20 ns.
- 4. This parameter is sampled and not 100% tested.

### **POWER DISSIPATION CHARACTERISTICS**

Over recommended operating temperature and supply voltage(2)

Symbol	Davamatav	Test Conditions		P4C	163	P4C	163L	I lmi4
Symbol	Parameter	rest Conditions		Min	Max	Min	Max	Unit
I <sub>cc</sub>	Dynamic Operating Current – 25	V <sub>CC</sub> = Max., f = Max., Outputs Open	Mil. Com'l.	_ _	145 125	_	145 N/A	mA
I <sub>cc</sub>	Dynamic Operating Current – 35, 45	V <sub>cc</sub> = Max., f = Max., Outputs Open	Mil. Com'l.	_	120 95	_	120 N/A	mA
l <sub>SB</sub>	Standby Power Supply Current (TTL Input Levels)	$\overline{\text{CE}}_1 \ge \text{V}_{\text{IH}} \text{ or } \\ \text{CE}_2 \le \text{V}_{\text{IL}}, \text{V}_{\text{CC}} = \text{Max.}, \\ \text{f = Max., Outputs Open}$	Mil. Com'l.	_	40 35	_	40 N/A	mA
I <sub>SB1</sub>	Standby Power Supply Current (CMOS Input Levels)	$eq:continuous_continuous$	Mil. Com'l.		20 18	_	1 N/A	mA


n/a = Not Applicable

### **DATA RETENTION CHARACTERISTICS (P4C163L, Military Temperature Only)**

Symbol	Parameter	Test Condition	Min	Typ.* V <sub>cc</sub> =		Ma V <sub>cc</sub>	<u>.</u> =	Unit
				2.0V	3.0V	2.0V	3.0V	
$V_{DR}$	V <sub>cc</sub> for Data Retention		2.0					V
I <sub>CCDR</sub>	Data Retention Current	<u>CE</u> . ≥ V – 0.2V or		10	15	200	300	μΑ
t <sub>CDR</sub>	Chip Deselect to Data Retention Time	$\begin{split} \overline{CE}_1 &\geq V_{CC} - 0.2V \text{ or } \\ CE_2 &\leq 0.2V, V_{IN} \geq V_{CC} - 0.2V \\ \text{or } V_{IN} \leq 0.2V \end{split}$	0					ns
t <sub>R</sub> <sup>†</sup>	Operation Recovery Time		t <sub>RC</sub> §					ns

 $<sup>{}^{*}</sup>T_{_{A}} = +25^{\circ}C$ 

### **DATA RETENTION WAVEFORM**




<sup>§</sup>t<sub>RC</sub> = Read Cycle Time †This parameter is guaranteed but not tested.

# AC ELECTRICAL CHARACTERISTICS—READ CYCLE ( $V_{\rm CC}$ = 5V $\pm$ 10%, All Temperature Ranges) $^{(2)}$


Symbol	Dovometor	-2	25	-:	35	-45		Unit
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit
t <sub>RC</sub>	Read Cycle Time	25		35		45		ns
t <sub>AA</sub>	Address Access Time		25		35		45	ns
t <sub>AC</sub>	Chip Enable Access Time		25		35		45	ns
t <sub>oh</sub>	Output Hold from Address Change	3		3		3		ns
t <sub>LZ</sub>	Chip Enable to Output in Low Z	3		3		3		ns
t <sub>HZ</sub>	Chip Disable to Output in High Z		10		15		20	ns
t <sub>OE</sub>	Output Enable Low to Data Valid		13		18		20	ns
t <sub>OLZ</sub>	Output Enable Low to Low Z	3		3		3		ns
t <sub>oHZ</sub>	Output Enable High to High Z		12		15		20	ns
t <sub>PU</sub>	Chip Enable to Power Up Time	0		0		0		ns
t <sub>PD</sub>	Chip Disable to Power Down Time		20		20		25	ns

### READ CYCLE NO. 1 (OE CONTROLLED)(5)




- 5. WE is HIGH for READ cycle.
  6. CE<sub>1</sub> is LOW, CE<sub>2</sub> is HIGH and OE is LOW for READ cycle.
  7. ADDRESS must be valid prior to, or coincident with CE<sub>1</sub> transition LOW and CE<sub>2</sub> transition HIGH.
- 8. Transition is measured  $\pm\,200\text{mV}$  from steady state voltage prior to change, with loading as specified in Figure 1. This parameter is sampled and not 100% tested.

## READ CYCLE NO. 2 (ADDRESS CONTROLLED)(5,6)



## READ CYCLE NO. 3 ( $\overline{\text{CE}}_{_{1}}$ , $\text{CE}_{_{2}}$ CONTROLLED)<sup>(5,7,10)</sup>



### Notes:


- 9. READ Cycle Time is measured from the last valid address to the first transitioning address.
- 10. Transitions caused by a chip enable control have similar delays irrespective of whether  $\overline{\text{CE}}_{\text{1}}$  or  $\text{CE}_{\text{2}}$  causes them.

## AC CHARACTERISTICS—WRITE CYCLE

 $(V_{CC} = 5V \pm 10\%, All Temperature Ranges)^{(2)}$ 


		-25		-:	35	-45		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit
t <sub>wc</sub>	Write Cycle Time	25		35		45		ns
t <sub>cw</sub>	Chip Enable Time to End of Write	18		25		33		ns
t <sub>AW</sub>	Address Valid to End of Write	18		25		33		ns
t <sub>AS</sub>	Address Set-up Time	0		0		0		ns
t <sub>wP</sub>	Write Pulse Width	18		20		25		ns
t <sub>AH</sub>	Address Hold Time	0		0		0		ns
t <sub>DW</sub>	Data Valid to End of Write	13		15		20		ns
t <sub>DH</sub>	Data Hold Time	0		0		0		ns
t <sub>wz</sub>	Write Enable to Output in High Z		10		14		18	ns
t <sub>ow</sub>	Output Active from End of Write	3		5		5		ns

## WRITE CYCLE NO. 1 (WE CONTROLLED)(11)



- Notes: 11.  $\overline{\underline{CE}}_1$  and  $\overline{\mathrm{WE}}$  must be LOW, and  $\overline{\mathrm{CE}}_2$  HIGH for WRITE cycle.
- 12. OE is LOW for this WRITE cycle to show t<sub>wz</sub> and t<sub>ow</sub>.
  13. If CE<sub>1</sub> goes HIGH, or CE<sub>2</sub> goes LOW, simultaneously with WE HIGH, the output remains in a low impedance state.
- 14. Write Cycle Time is measured from the last valid address to the first transitioning address.

### TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CE CONTROLLED)(11)



### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V				
Input Rise and Fall Times	3ns				
Input Timing Reference Level	1.5V				
Output Timing Reference Level	1.5V				
Output Load	See Figures 1 and 2				

### **TRUTH TABLE**

Mode	CE,	CE <sub>2</sub>	ŌĒ	WE	1/0	Power	
Standby	Н	Х	Х	Х	High Z	Standby	
Standby	Х	L	Х	Х	High Z	Standby	
D <sub>OUT</sub> Disabled	L	Н	Н	Н	High Z	Active	
Read	L	Н	L	Н	D <sub>OUT</sub>	Active	
Write	L	Н	Χ	L	High Z	Active	




Figure 1. Output Load

Figure 2. Thevenin Equivalent

#### Note:

Because of the ultra-high speed of the P4C163/L, care must be taken when testing this device; an inadequate setup can cause a normal functioning part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the  $V_{\rm CC}$  and ground planes directly up to the contactor fingers. A 0.01  $\mu F$  high frequency

capacitor is also required between  $V_{\rm cc}$  and ground. To avoid signal reflections, proper termination must be used; for example, a  $50\Omega$  test environment should be terminated into a  $50\Omega$  load with 1.73V (Thevenin Voltage) at the comparator input, and a  $116\Omega$  resistor must be used in series with  $D_{\rm OUT}$  to match  $166\Omega$  (Thevenin Resistance).

 $R_{TH} = 166.5 \Omega$   $D_{OUT} \longrightarrow V_{TH} = 1.73 \text{ V}$   $30pF^* (5pF^* \text{ for } t_{HZ}, t_{LZ}, t_{OHZ}, t_{OLZ}, t_{WZ} \text{ and } t_{OW})$ 

<sup>\*</sup> including scope and test fixture.

### **PACKAGE SUFFIX**


Package Suffix	Description
Р	Plastic DIP, 300 mil wide standard
J	Plastic SOJ, 300 mil wide standard
С	Sidebrazed DIP, 300 mil wide
L	Leadless Chip Carrier (ceramic)
F	CERPACK

### **TEMPERATURE RANGE SUFFIX**

Temperature Range Suffix	Description	
С	Commercial Temperature Range, 0°C to +70°C.	
M	Military Temperature Range, –55°C to +125°C.	
MB	Mil. Temp. with MIL-STD-883D Class B compliance	

### ORDERING INFORMATION

Performance Semiconductor's part numbering scheme is as follows:



I = Ultra-low standby power designator L, if available.

ss = Speed (access/cycle time in ns), e.g., 25, 35, 45.

p = Package code, i.e., P, J, C, L.

t = Temperature range, i.e., C, M, MB.

The P4C163L is also available to SMD-5962-88683

### **SELECTION GUIDE**

The P4C163/L is available in the following temperature, speed and package options. The P4C163L is only available over the military temperature range.

Temp.	Speed			
Range	Package	25	35	45
Com'l	Plastic DIP	-25PC	-35PC	N/A
	Plastic SOJ	–25JC	-35JC	N/A
Mil Temp.	Side Brazed	-25CM	-35CM	-45CM
	LCC	-25LM	-35LM	-45LM
	CERPACK	–25FM	-35FM	–45FM
Military	Side Brazed	-25CMB	-35CMB	-45CMB
Proc'd*	LCC	-25LMB	-35LMB	-45LMB
	CERPACK	–25FMB	-35FMB	–45FMB

 $<sup>^{\</sup>star}$  Military temperature range with MIL-STD-883, Class B processing. N/A = Not available