



**PI74FCT16501T  
PI74FCT162501T  
PI74FCT162H501T**

**Fast CMOS 18-Bit  
Registered Transceivers**

**Product Features**

**Common Features:**

- PI74FCT16501T, PI74FCT162501T, and PI74FCT162H501T are high-speed, low power devices with high current drive.
- $V_{CC} = 5V \pm 10\%$
- Hysteresis on all inputs
- Packages available
  - 56-pin 240 mil wide plastic TSSOP (A)
  - 56-pin 300 mil wide plastic SSOP (V)

**PI74FCT16501T Features**

- High output drive:  $I_{OH} = -32\text{ mA}$ ;  $I_{OL} = 64\text{ mA}$
- Power off disable outputs permit "live insertion"
- Typical  $V_{OLP}$  (Output Ground Bounce)  $< 1.0V$  at  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$

**PI74FCT162501T Features**

- Balanced output drivers:  $\pm 24\text{ mA}$
- Reduced system switching noise
- Typical  $V_{OLP}$  (Output Ground Bounce)  $< 0.6V$  at  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$

**PI74FCT162H501T Features**

- Bus Hold retains last active bus state during 3-state
- Eliminates the need for external pull-up resistors

**Product Description**

Pericom Semiconductor's PI74FCT series of logic circuits are produced in the Company's advanced 0.6 micron CMOS technology, achieving industry leading speed grades.


The PI74FCT16501T, PI74FCT162501T, and PI74FCT162H501T are 18-bit are registered bus transceivers designed with D-type latches and flip-flops to allow data flow in transparent, latched, and clocked modes. The Output Enable (OEAB and OEBA, Latch Enable (LEAB and LEBA) and Clock (CLKAB and CLKBA) inputs control the data flow in each direction. When LEAB is HIGH, the device operates in transparent mode for A-to-B data flow. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH or LOW logic level. The A bus data is stored in the latch/flip-flop on the LOW-to-HIGH transition of CLKAB, if LEAB is LOW. OEAB performs the output enable function on the B port. Data flow from B port to A port is similar using OEBA, LEBA and CLKBA. These high-speed, low power devices offer a flow-through organization for ease of board layout.

The PI74FCT16501T output buffers are designed with a Power-Off disable allowing "live insertion" of boards when used as backplane drivers.

The PI74FCT162501T has  $\pm 24\text{ mA}$  balanced output drivers. It is designed with current limiting resistors at its outputs to control the output edge rate resulting in lower ground bounce and undershoot. This eliminates the need for external terminating resistors for most interface applications.

The PI74FCT162H501T has "Bus Hold" which retains the input's last state whenever the input goes to high-impedance preventing "floating" inputs and eliminating the need for pull-up/down resistors.

**Logic Block Diagram**




### Product Pin Description

Pin Name	Description
OEAB	A-to-B Output Enable Input
$\overline{\text{OEBA}}$	B-to-A Output Enable Input (Active LOW)
LEAB	A-to-B Latch Enable Input
LEBA	B-to-A Latch Enable Input
CLKAB	A-to-B Clock Input
CLKBA	B-to-A Clock Input
A <sub>x</sub>	A-to-B Data Inputs or B-to-A 3-State Outputs <sup>(1)</sup>
B <sub>x</sub>	B-to-A Data Inputs or A-to-B 3-State Outputs <sup>(1)</sup>
GND	Ground
V <sub>CC</sub>	Power

**Note:** 1. For the PI74FCT162H501T, these pins have “Bus Hold.” All other pins are standard, outputs, or I/Os.

### Product Pin Configuration



### Truth Table<sup>(1,4)</sup>

Inputs				Outputs
OEAB	LEAB	CLKAB	A <sub>x</sub>	B <sub>x</sub>
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	↑	L	L
H	L	↑	H	H
H	L	L	X	B <sup>(2)</sup>
H	L	H	X	B <sup>(3)</sup>

**Notes:**

1. A-to-B data flow is shown. B-to-A data flow is similar but uses  $\overline{\text{OEBA}}$ , LEBA, and CLKBA.
2. Output level before the indicated steady-state input conditions were established.
3. Output level before the indicated steady-state input conditions were established, provided that CLKAB was LOW before LEAB went LOW.
4. H = High Voltage Level  
L = Low Voltage Level  
Z = High Impedance  
↑ = LOW-to-HIGH Transition

### Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....	-65°C to +150°C
Ambient Temperature with Power Applied .....	-40°C to +85°C
Supply Voltage to Ground Potential (Inputs & V <sub>CC</sub> Only) .....	-0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only) .....	-0.5V to +7.0V
DC Input Voltage .....	-0.5V to +7.0V
DC Output Current .....	120mA
Power Dissipation .....	1.0W

### Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### DC Electrical Characteristics (Over the Operating Range, T<sub>A</sub> = -40°C to +85°C, V<sub>CC</sub> = 5.0V ± 10%)

Parameters	Description	Test Conditions <sup>(1)</sup>		Min.	Typ <sup>(2)</sup>	Max.	Units
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Logic HIGH Level		2.0			V
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Logic LOW Level				0.8	V
I <sub>IH</sub>	Input HIGH Current	Standard Input, V <sub>CC</sub> = Max.	V <sub>IN</sub> = V <sub>CC</sub>			1	μA
I <sub>IH</sub>	Input HIGH Current	Standard I/O, V <sub>CC</sub> = Max.	V <sub>IN</sub> = V <sub>CC</sub>			1	μA
I <sub>IH</sub>	Input HIGH Current	Bus Hold Input <sup>(4)</sup> , V <sub>CC</sub> = Max.	V <sub>IN</sub> = V <sub>CC</sub>			±100	μA
I <sub>IH</sub>	Input HIGH Current	Bus Hold I/O <sup>(4)</sup> , V <sub>CC</sub> = Max.	V <sub>IN</sub> = V <sub>CC</sub>			±100	μA
I <sub>IL</sub>	Input LOW Current	Standard Input, V <sub>CC</sub> = Min.	V <sub>IN</sub> = GND			-1	μA
I <sub>IL</sub>	Input LOW Current	Standard I/O, V <sub>CC</sub> = Min.	V <sub>IN</sub> = GND			-1	μA
I <sub>IL</sub>	Input LOW Current	Bus Hold Input <sup>(4)</sup> , V <sub>CC</sub> = Min.	V <sub>IN</sub> = GND			±100	μA
I <sub>IL</sub>	Input LOW Current	Bus Hold I/O <sup>(4)</sup> , V <sub>CC</sub> = Min.	V <sub>IN</sub> = GND			±100	μA
I <sub>BHH</sub>	Bus Hold Sustain Current	Bus Hold Input <sup>(4)</sup> , V <sub>CC</sub> = Min.	V <sub>IN</sub> = 2.0V	-50			μA
I <sub>BHL</sub>			V <sub>IN</sub> = 0.8V	+50			
I <sub>OZH</sub> <sup>(5)</sup>	High-Impedance Output Current	V <sub>CC</sub> = Max.	V <sub>OUT</sub> = 2.7V			1	μA
I <sub>OZL</sub> <sup>(5)</sup>	Output Current (3-STATE OUTPUTS)	V <sub>CC</sub> = Max.	V <sub>OUT</sub> = 0.5V			-1	μA
V <sub>IK</sub>	Clamp Diode Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA			-0.7	-1.2	V
I <sub>OS</sub>	Short Circuit Current	V <sub>CC</sub> = Max. <sup>(3)</sup> , V <sub>OUT</sub> = GND		-80	-140	-200	mA
I <sub>O</sub>	Output Drive Current	V <sub>CC</sub> = Max. <sup>(3)</sup> , V <sub>OUT</sub> = 2.5V		-50		-180	mA
V <sub>H</sub>	Input Hysteresis				100		mV

### Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. Pins with Bus Hold are identified in the pin description.
5. This specification does not apply to bi-directional functionalities with Bus Hold.



**PI74FCT16501T Output Drive Characteristics** (Over the Operating Range)

Parameters	Description	Test Conditions <sup>(1)</sup>		Min.	Typ <sup>(2)</sup>	Max.	Units
VOH	Output HIGH Voltage	VCC = Min., VIN = VIH or VIL	IOH = -3.0 mA	2.5	3.5		V
			IOH = -15.0 mA	2.4	3.5		
			IOH = -32.0 mA	2.0	3.0		
VOL	Output LOW Voltage	VCC = Min., VIN = VIH or VIL	IOL = 64 mA		0.2	0.55	V
IOFF	Power Down Disable	VCC = 0V, VIN or VOUT ≤ 4.5V		—	—	±100	μA

**PI74FCT162501T/162H501T Output Drive Characteristics** (Over the Operating Range)

Parameters	Description	Test Conditions <sup>(1)</sup>		Min.	Typ <sup>(2)</sup>	Max.	Units
VOH	Output HIGH Voltage	VCC = Min., VIN = VIH or VIL	IOH = -24.0 mA	2.4	3.3		V
VOL	Output LOW Voltage	VCC = Min., VIN = VIH or VIL	IOL = 24 mA		0.3	0.55	V
IODL	Output LOW Current	VCC = 5V, VIN = VIH or VIL, VOUT = 1.5V <sup>(3)</sup>		60	115	150	mA
IODH	Output HIGH Current	VCC = 5V, VIN = VIH or VIL, VOUT = 1.5V <sup>(3)</sup>		-60	-115	-150	mA

**Capacitance** (TA = 25°C, f = 1 MHz)

Parameters <sup>(4)</sup>	Description	Test Conditions	Typ	Max.	Units
CIN	Input Capacitance	VIN = 0V	4.5	6	pF
COUT	Output Capacitance	VOUT = 0V	5.5	8	pF

**Notes:**

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at VCC = 5.0V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. This parameter is determined by device characterization but is not production tested.

**Power Supply Characteristics**

Parameters	Description	Test Conditions <sup>(1)</sup>		Min.	Typ <sup>(2)</sup>	Max.	Units
I <sub>CC</sub>	Quiescent Power Supply Current	V <sub>CC</sub> = Max.	V <sub>IN</sub> = GND or V <sub>CC</sub>		0.1	500	μA
ΔI <sub>CC</sub>	Supply Current per Input @ TTL HIGH	V <sub>CC</sub> = Max.	V <sub>IN</sub> = 3.4V <sup>(3)</sup>		0.5	1.5	mA
I <sub>CCD</sub>	Supply Current per Input per MHz <sup>(4)</sup>	V <sub>CC</sub> = Max., Outputs Open OEAB = $\overline{\text{OEBA}}$ = V <sub>CC</sub> or GND One Bit Toggling 50% Duty Cycle	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND		75	120	μA/ MHz
I <sub>C</sub>	Total Power Supply Current <sup>(6)</sup>	V <sub>CC</sub> = Max., Outputs Open f <sub>CP</sub> = 10 MHz (CLKAB) 50% Duty Cycle OEAB = $\overline{\text{OEBA}}$ = V <sub>CC</sub> LEAB = GND One Bit Toggling f <sub>I</sub> = 5 MHz 50% Duty Cycle	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND		0.8	1.7 <sup>(5)</sup>	mA
			V <sub>IN</sub> = 3.4V V <sub>IN</sub> = GND		1.3	4.2 <sup>(5)</sup>	
		V <sub>CC</sub> = Max., Output Open f <sub>CP</sub> = 10 MHz (CLKAB) 50% Duty Cycle OEAB = $\overline{\text{OEBA}}$ = V <sub>CC</sub> LEAB = GND Eighteen Bits Toggling f <sub>I</sub> = 2.5 MHz 50% Duty Cycle	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND		3.8	6.5 <sup>(5)</sup>	
			V <sub>IN</sub> = 3.4V V <sub>IN</sub> = GND		8.5	20.8 <sup>(5)</sup>	

**Notes:**

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device.
2. Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient.
3. Per TTL driven input (V<sub>IN</sub> = 3.4V); all other inputs at V<sub>CC</sub> or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are guaranteed but not tested.

$$6. I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$$

$$I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_I N_I)$$

I<sub>CC</sub> = Quiescent Current

ΔI<sub>CC</sub> = Power Supply Current for a TTL High Input (V<sub>IN</sub> = 3.4V)

D<sub>H</sub> = Duty Cycle for TTL Inputs High

N<sub>T</sub> = Number of TTL Inputs at D<sub>H</sub>

I<sub>CCD</sub> = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f<sub>CP</sub> = Clock Frequency for Register Devices (Zero for Non-Register Devices)

f<sub>I</sub> = Input Frequency

N<sub>I</sub> = Number of Inputs at f<sub>I</sub>

All currents are in milliamps and all frequencies are in megahertz.

**PI74FCT16501T Switching Characteristics over Operating Range**

Parameters	Description	Conditions <sup>(1)</sup>	16501AT		16501CT		16501DT		16501ET		Unit
			Com.		Com.		Com.		Com.		
			Min	Max	Min	Max	Min	Max	Min	Max	
tMAX	CLKAB or CLKBA frequency	CL = 50 pF	—	150	—	150	—	150	—	150	MHz
tPLH tPHL	Propagation Delay Ax to Bx or Ax to Bx	RL = 500Ω	1.5	5.1	1.5	4.6	1.5	4.1	1.5	3.8	ns
tPLH tPHL	Propagation Delay LEBA to Ax, LEAB to Bx		1.5	5.6	1.5	5.3	1.5	4.6	1.5	4.2	ns
tPLH tPHL	Propagation Delay CLKBA to Ax, CLKAB to Bx		1.5	5.6	1.5	5.3	1.5	4.6	1.5	4.2	ns
tpZH tpZL	Output Enable Time OEBA to Ax, OEAB to Bx		1.5	6.0	1.5	5.6	1.5	5.2	1.5	4.8	ns
tpHZ tPLZ	Output Disable Time <sup>(3)</sup> OEBA to Ax, OEAB to Bx		1.5	5.6	1.5	5.2	1.5	5.2	1.5	5.2	ns
tsu	Setup Time HIGH or LOW Ax to CLKAB, Bx to CLKBA		3.0	—	3.0	—	3.0	—	2.4	—	ns
th	Hold Time HIGH or LOW Ax to CLKAB, Bx to CLKBA		0	—	0	—	0	—	0	—	ns
tsu	Setup Time HIGH or LOW Ax to LEAB, Bx to LEBA	Clock HIGH	3.0	—	3.0	—	3.0	—	2.0	—	ns
		Clock LOW	1.5	—	1.5	—	1.5	—	1.5	—	ns
th	Hold Time HIGH or LOW Ax to LEAB, Bx to LEBA		1.5	—	1.5	—	1.5	—	0.5	—	ns
tw	LEAB or LEBA Pulse Width HIGH <sup>(3)</sup>		3.0	—	3.0	—	3.0	—	3.0	—	ns
tw	CLKAB or CLKBA Pulse Width HIGH or LOW <sup>(3)</sup>		3.0	—	3.0	—	3.0	—	3.0	—	ns
tsk(o)	Output Skew <sup>(4)</sup>		—	0.5	—	0.5	—	0.5	—	0.5	ns

**Notes:**

1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not production tested.
4. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.

**PI74FCT162501T Switching Characteristics over Operating Range**

Parameters	Description	Conditions <sup>(1)</sup>	162501AT		162501CT		162501DT		162501ET		Unit	
			Com.		Com.		Com.		Com.			
			Min	Max	Min	Max	Min	Max	Min	Max		
t <sub>MAX</sub>	CLKAB or CLKBA frequency	C <sub>L</sub> = 50 pF R <sub>L</sub> = 500Ω	—	150	—	150	—	150	—	150	MHz	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Ax to Bx or Ax to Bx		1.5	5.1	1.5	4.6	1.5	4.1	1.5	3.8	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay LEBA to Ax, LEAB to Bx		1.5	5.6	1.5	5.3	1.5	4.6	1.5	4.2	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CLKBA to Ax, CLKAB to Bx		1.5	5.6	1.5	5.3	1.5	4.6	1.5	4.2	ns	
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time OEBA to Ax, OEAB to Bx		1.5	6.0	1.5	5.6	1.5	5.2	1.5	4.8	ns	
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time <sup>(3)</sup> OEBA to Ax, OEAB to Bx		1.5	5.6	1.5	5.2	1.5	5.2	1.5	5.2	ns	
t <sub>SU</sub>	Setup Time HIGH or LOW Ax to CLKAB, Bx to CLKBA		3.0	—	3.0	—	3.0	—	2.4	—	ns	
t <sub>H</sub>	Hold Time HIGH or LOW Ax to CLKAB, Bx to CLKBA		0	—	0	—	0	—	0	—	ns	
t <sub>SU</sub>	Setup Time HIGH or LOW Ax to LEAB, Bx to LEBA		Clock HIGH	3.0	—	3.0	—	3.0	—	2.0	—	ns
			Clock LOW	1.5	—	1.5	—	1.5	—	1.5	—	ns
t <sub>H</sub>	Hold Time HIGH or LOW Ax to LEAB, Bx to LEBA	1.5	—	1.5	—	1.5	—	0.5	—	ns		
t <sub>w</sub>	LEAB or LEBA Pulse Width HIGH <sup>(3)</sup>	3.0	—	3.0	—	3.0	—	3.0	—	ns		
t <sub>w</sub>	CLKAB or CLKBA Pulse Width HIGH or LOW <sup>(3)</sup>	3.0	—	3.0	—	3.0	—	3.0	—	ns		
t <sub>SK(O)</sub>	Output Skew <sup>(4)</sup>	—	0.5	—	0.5	—	0.5	—	0.5	ns		

**Notes:**

1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not production tested.
4. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.



PI74FCT162H501T Switching Characteristics over Operating Range (Advance Information)

Parameters	Description	Conditions <sup>(1)</sup>	162H501AT		162H501CT		162H501DT		162H501ET		Unit
			Com.		Com.		Com.		Com.		
			Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>MAX</sub>	CLKAB or CLKBA frequency	C <sub>L</sub> = 50 pF	—	150	—	150	—	150	—	150	MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Ax to Bx or Ax to Bx	R <sub>L</sub> = 500Ω	1.5	5.1	1.5	4.6	1.5	4.1	1.5	3.8	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay LEBA to Ax, LEAB to Bx		1.5	5.6	1.5	5.3	1.5	4.6	1.5	4.2	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CLKBA to Ax, CLKAB to Bx		1.5	5.6	1.5	5.3	1.5	4.6	1.5	4.2	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time OEBA to Ax, OEAB to Bx		1.5	6.0	1.5	5.6	1.5	5.2	1.5	4.8	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time <sup>(3)</sup> OEBA to Ax, OEAB to Bx		1.5	5.6	1.5	5.2	1.5	5.2	1.5	5.2	ns
t <sub>SU</sub>	Setup Time HIGH or LOW Ax to CLKAB, Bx to CLKBA		3.0	—	3.0	—	3.0	—	2.4	—	ns
t <sub>H</sub>	Hold Time HIGH or LOW Ax to CLKAB, Bx to CLKBA		0	—	0	—	0	—	0	—	ns
t <sub>SU</sub>	Setup Time HIGH or LOW Ax to LEAB, Bx to LEBA	Clock HIGH	3.0	—	3.0	—	3.0	—	2.0	—	ns
		Clock LOW	1.5	—	1.5	—	1.5	—	1.5	—	ns
t <sub>H</sub>	Hold Time HIGH or LOW Ax to LEAB, Bx to LEBA		1.5	—	1.5	—	1.5	—	0.5	—	ns
t <sub>w</sub>	LEAB or LEBA Pulse Width HIGH <sup>(3)</sup>		3.0	—	3.0	—	3.0	—	3.0	—	ns
t <sub>w</sub>	CLKAB or CLKBA Pulse Width HIGH or LOW <sup>(3)</sup>		3.0	—	3.0	—	3.0	—	3.0	—	ns
t <sub>SK(O)</sub>	Output Skew <sup>(4)</sup>		—	0.5	—	0.5	—	0.5	—	0.5	ns

Notes:

1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not production tested.
4. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.