



**PI74FCT16543T
PI74FCT162543T
PI74FCT162H543T**

**Fast CMOS 16-Bit
Latched Transceivers**

Product Features:

Common Features:

- PI74FCT16543T, PI74FCT162543T and PI74FCT162H543T are high-speed, low power devices with high current drive.
- $V_{CC} = 5V \pm 10\%$
- Hysteresis on all inputs
- Packages available:
 - 56-pin 240 mil wide plastic TSSOP (A)
 - 56-pin 300 mil wide plastic SSOP (V)

PI74FCT16543T Features:

- High output drive: $I_{OH} = -32\text{ mA}$; $I_{OL} = 64\text{ mA}$
- Power off disable outputs permit “live insertion”
- Typical V_{OLP} (Output Ground Bounce) $< 1.0V$ at $V_{CC} = 5V$, $T_A = 25^\circ C$

PI74FCT162543T Features:

- Balanced output drivers: $\pm 24\text{ mA}$
- Reduced system switching noise
- Typical V_{OLP} (Output Ground Bounce) $< 0.6V$ at $V_{CC} = 5V$, $T_A = 25^\circ C$

PI74FCT162H543T Features:

- Bus Hold retains last active state during 3-state
- Eliminates the need for external pull-up resistors

Product Description:

Pericom Semiconductor’s PI74FCT series of logic circuits are produced in the Company’s advanced 0.6 micron CMOS technology, achieving industry leading speed grades.


The PI74FCT16543T, PI74FCT162543T and PI74FCT162H543T are 16-bit latched transceivers organized with two sets of eight D-type latches with separate input and output controls for each set. For data flow from A to B, for example, the A-to-B Enable ($x\overline{CEAB}$) input must be LOW in order to enter data from $x\overline{A}$ or to take data from $x\overline{B}$, as indicated in the Truth Table. With $x\overline{CEAB}$ LOW, a LOW signal makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the $x\overline{LEAB}$ signal puts the A latches in the storage mode and their outputs no longer change the A inputs. With $x\overline{CEAB}$ and $x\overline{OEAB}$ both LOW, the 3-state B output buffers are active and reflect the data present at the output of the A latches. Control of data from B to A is similar, but uses the $x\overline{CEBA}$, $x\overline{LEBA}$, and $x\overline{OEBA}$ inputs.

The PI74FCT16543T output buffers are designed with a Power-Off disable allowing “live insertion” of boards when used as backplane drivers.

The PI74FCT162543T has $\pm 24\text{ mA}$ balanced output drivers. It is designed with current limiting resistors at its outputs to control the output edge rate resulting in lower ground bounce and undershoot. This eliminates the need for external terminating resistors for most interface applications.

The PI74FCT162H543T has “Bus Hold” which retains the input’s last state whenever the input goes to high-impedance preventing “floating” inputs and eliminating the need for pull-up/down resistors.

Logic Block Diagram






Product Pin Description

Pin Name	Description
\overline{xOEAB}	A-to-B Output Enable Input (Active LOW)
\overline{xOEBA}	B-to-A Output Enable Input (Active LOW)
\overline{xCEAB}	A-to-B Enable Input (Active LOW)
\overline{xCEBA}	B-to-A Enable Input (Active LOW)
\overline{xLEAB}	A-to-B Latch Enable Input (Active LOW)
\overline{xLEBA}	B-to-A Latch Enable Input (Active LOW)
xAx	A-to-B Data Inputs or B-to-A 3-State Outputs ⁽¹⁾
xBx	B-to-A Data Inputs or B-to-A 3-State Outputs ⁽¹⁾
GND	Ground
VCC	Power

Note: 1. For the PI74FCT162H543T, these pins have “Bus Hold.” All other pins are standard, outputs, or I/Os.

Product Pin Configuration



Truth Table⁽¹⁾

Inputs			Latch Status	Output Buffers
\overline{xCEAB}	\overline{xLEAB}	\overline{xOEAB}	xAx to xBx	xBx
H	X	X	Storing	High Z
X	H	X	Storing	X
X	X	H	X	High Z
L	L	L	Transparent	Current A Inputs
L	H	L	Storing	Previous* A Inputs

Notes:

- *Before \overline{xLEAB} LOW-to-HIGH Transition
H = High Voltage Level
L = Low Voltage Level
X = Don't Care or Irrelevant
Z = High Impedance
- A-to-B data flow shown. B-to-A flow control is the same, except using \overline{xCEBA} , \overline{xLEBA} , and \overline{xOEBA} .

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-40°C to +85°C
Supply Voltage to Ground Potential (Inputs & Vcc Only)	-0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only)	-0.5V to +7.0V
DC Input Voltage	-0.5V to +7.0V
DC Output Current	120mA
Power Dissipation	1.0W

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics (Over the Operating Range, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

Parameters	Description	Test Conditions ⁽¹⁾		Min.	Typ ⁽²⁾	Max.	Units
V _{IH}	Input HIGH Voltage	Guaranteed Logic HIGH Level		2.0			V
V _{IL}	Input LOW Voltage	Guaranteed Logic LOW Level				0.8	V
I _{IH}	Input HIGH Current	Standard Input, V _{CC} = Max.	V _{IN} = V _{CC}			1	μA
I _{IH}	Input HIGH Current	Standard I/O, V _{CC} = Max.	V _{IN} = V _{CC}			1	μA
I _{IH}	Input HIGH Current	Bus Hold Input ⁽⁴⁾ , V _{CC} = Max.	V _{IN} = V _{CC}			±100	μA
I _{IH}	Input HIGH Current	Bus Hold I/O ⁽⁴⁾ , V _{CC} = Max.	V _{IN} = V _{CC}			±100	μA
I _{IL}	Input LOW Current	Standard Input, V _{CC} = Min.	V _{IN} = GND			-1	μA
I _{IL}	Input LOW Current	Standard I/O, V _{CC} = Min.	V _{IN} = GND			-1	μA
I _{IL}	Input LOW Current	Bus Hold Input ⁽⁴⁾ , V _{CC} = Min.	V _{IN} = GND			±100	μA
I _{IL}	Input LOW Current	Bus Hold I/O ⁽⁴⁾ , V _{CC} = Min.	V _{IN} = GND			±100	μA
I _{BHH}	Bus Hold Sustain Current	Bus Hold Input ⁽⁴⁾ , V _{CC} = Min.	V _{IN} = 2.0V	-50			μA
I _{BHL}			V _{IN} = 0.8V	+50			
I _{OZH} ⁽⁵⁾	High-Impedance	V _{CC} = Max.	V _{OUT} = 2.7V			1	μA
I _{OZL} ⁽⁵⁾	Output Current (3-STATE OUTPUTS)	V _{CC} = Max.	V _{OUT} = 0.5V			-1	μA
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _{IN} = -18 mA			-0.7	-1.2	V
I _{OS}	Short Circuit Current	V _{CC} = Max. ⁽³⁾ , V _{OUT} = GND		-80	-140	-200	mA
I _O	Output Drive Current	V _{CC} = Max. ⁽³⁾ , V _{OUT} = 2.5V		-50		-180	mA
V _H	Input Hysteresis				100		mV

Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V_{CC} = 5.0V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. Pins with Bus Hold are identified in the pin description.
5. This specification does not apply to bi-directional functionalities with Bus Hold.

PI74FCT16543T Output Drive Characteristics (Over the Operating Range)

Parameters	Description	Test Conditions ⁽¹⁾	Min.	Typ ⁽²⁾	Max.	Units	
VOH	Output HIGH Voltage	VCC = Min., VIN = VIH or VIL	IOH = -3.0 mA	2.5	3.5		V
			IOH = -15.0 mA	2.4	3.5		
			IOH = -32.0 mA	2.0	3.0		
VOL	Output LOW Voltage	VCC = Min., VIN = VIH or VIL	IOL = 64 mA		0.2	0.55	V
I _{OFF}	Power Down Disable	VCC = 0V, VIN or VOUT \leq 1.5V		—	—	±100	μA

PI74FCT162543T/162H543T Output Drive Characteristics (Over the Operating Range)

Parameters	Description	Test Conditions ⁽¹⁾	Min.	Typ ⁽²⁾	Max.	Units		
VOH	Output HIGH Voltage	VCC = Min., VIN = VIH or VIL	IOH = -24.0 mA		2.4	3.3	V	
VOL	Output LOW Voltage	VCC = Min., VIN = VIH or VIL	IOL = 24 mA			0.3	0.55	V
I _{ODL}	Output LOW Current	VCC = 5V, VIN = VIH or VIL, VOUT = 1.5V ⁽³⁾	60	115	150	mA		
I _{ODH}	Output HIGH Current	VCC = 5V, VIN = VIH or VIL, VOUT = 1.5V ⁽³⁾	-60	-115	-150	mA		

Capacitance (TA = 25°C, f = 1 MHz)

Parameters ⁽⁴⁾	Description	Test Conditions	Typ	Max.	Units
C _{IN}	Input Capacitance	VIN = 0V	4.5	6	pF
C _{OUT}	Output Capacitance	VOUT = 0V	5.5	8	pF

Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at VCC = 5.0V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. This parameter is determined by device characterization but is not production tested.

Power Supply Characteristics

Parameters	Description	Test Conditions ⁽¹⁾		Min.	Typ ⁽²⁾	Max.	Units
I _{CC}	Quiescent Power Supply Current	V _{CC} = Max.	V _{IN} = GND or V _{CC}		0.1	500	μA
ΔI _{CC}	Supply Current per Input @ TTL HIGH	V _{CC} = Max.	V _{IN} = 3.4V ⁽³⁾		0.5	1.5	mA
I _{CCD}	Supply Current per Input per MHz ⁽⁴⁾	V _{CC} = Max., Outputs Open x $\overline{\text{CEAB}}$ & x $\overline{\text{OEAB}}$ = GND x $\overline{\text{CEBA}}$ = V _{CC} One Bit Toggling 50% Duty Cycle	V _{IN} = V _{CC} V _{IN} = GND		60	100	μA/ MHz
I _C	Total Power Supply Current ⁽⁶⁾	V _{CC} = Max., Outputs Open f _i = 10 MHz 50% Duty Cycle x $\overline{\text{LEAB}}$, x $\overline{\text{CEAB}}$, and x $\overline{\text{OEAB}}$ = GND x $\overline{\text{CEBA}}$ = V _{CC} One Bit Toggling	V _{IN} = V _{CC} V _{IN} = GND		0.6	1.5 ⁽⁵⁾	mA
			V _{IN} = 3.4V V _{IN} = GND		0.9	2.3 ⁽⁵⁾	
			V _{IN} = V _{CC} V _{IN} = GND		2.4	4.5 ⁽⁵⁾	
			V _{IN} = 3.4V V _{IN} = GND		6.4	16.5 ⁽⁵⁾	
		V _{CC} = Max., Outputs Open f _i = 2.5 MHz 50% Duty Cycle x $\overline{\text{LEAB}}$, x $\overline{\text{CEAB}}$, and x $\overline{\text{OEAB}}$ = GND x $\overline{\text{CEBA}}$ = V _{CC} 16 Bits Toggling					

Notes:

- For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device.
- Typical values are at V_{CC} = 5.0V, +25°C ambient.
- Per TTL driven input (V_{IN} = 3.4V); all other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_i N_i)$
 I_{CC} = Quiescent Current
 ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = 3.4V)
 D_H = Duty Cycle for TTL Inputs High
 N_T = Number of TTL Inputs at D_H
 I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 f_i = Input Frequency
 N_i = Number of Inputs at f_i
 All currents are in milliamps and all frequencies are in megahertz.

PI74FCT16543T Switching Characteristics over Operating Range

Parameters	Description	Conditions ⁽¹⁾	16543T		16543AT		16543CT		16543DT		16543ET		Unit
			Com.		Com.		Com.		Com.		Com.		
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
tPLH tPHL	Propagation Delay Transparent Mode xAx to xBx or xBx to xAx	CL = 50 pF RL = 500Ω	2.5	8.5	2.5	6.5	2.5	5.3	2.5	4.4	1.5	3.4	ns
tPLH tPHL	Propagation Delay xLEBA to xAx, xLEAB to xBx		2.5	12.5	2.5	8.0	2.5	7.0	2.5	5.0	1.5	3.7	ns
tPZH tPZL	Output Enable Time xOEBA or xOEAB to xAx or xBx		2.0	12.0	2.0	9.0	2.0	8.0	2.0	5.4	1.5	4.8	ns
tPHZ tPLZ	Output Disable Time ⁽³⁾ xOEBA or xOEAB to xAx or xBx		2.0	9.0	2.0	7.5	2.0	6.5	2.0	4.3	1.5	4.0	ns
tsu	Setup Time HIGH or LOW xAx or xBx to xLEAB or xLEBA		3.0	—	2.0	—	2.0	—	2.0	—	1.0	—	ns
th	Hold Time HIGH or LOW xAx or xBx to xLEAB or xLEBA		2.0	—	2.0	—	2.0	—	1.5	—	1.0	—	ns
tw	xLEAB or xLEBA Pulse Width 5.0 LOW ⁽³⁾		—	5.0	—	5.0	—	3.0	—	3.0	—	3.0	ns
tsk(o)	Output Skew ⁽⁴⁾		—	0.5	—	0.5	—	0.5	—	0.5	—	0.5	ns

PI74FCT162543T Switching Characteristics over Operating Range

Parameters	Description	Conditions ⁽¹⁾	162543T		162543AT		162543CT		162543DT		162543ET		Unit
			Com.		Com.		Com.		Com.		Com.		
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
tPLH tPHL	Propagation Delay Transparent Mode xAx to xBx or xBx to xAx	CL = 50 pF RL = 500Ω	2.5	8.5	2.5	6.5	2.5	5.3	2.5	4.4	1.5	3.4	ns
tPLH tPHL	Propagation Delay xLEBA to xAx, xLEAB to xBx		2.5	12.5	2.5	8.0	2.5	7.0	2.5	5.0	1.5	3.7	ns
tPZH tPZL	Output Enable Time xOEBA or xOEAB to xAx or xBx		2.0	12.0	2.0	9.0	2.0	8.0	2.0	5.4	1.5	4.8	ns
tPHZ tPLZ	Output Disable Time ⁽³⁾ xOEBA or xOEAB to xAx or xBx		2.0	9.0	2.0	7.5	2.0	6.5	2.0	4.3	1.5	4.0	ns
tsu	Setup Time HIGH or LOW xAx or xBx to xLEAB or xLEBA		3.0	—	2.0	—	2.0	—	2.0	—	1.0	—	ns
th	Hold Time HIGH or LOW xAx or xBx to xLEAB or xLEBA		2.0	—	2.0	—	2.0	—	1.5	—	1.0	—	ns
tw	xLEAB or xLEBA Pulse Width 5.0 LOW ⁽³⁾		—	5.0	—	5.0	—	3.0	—	3.0	—	3.0	ns
tsk(o)	Output Skew ⁽⁴⁾		—	0.5	—	0.5	—	0.5	—	0.5	—	0.5	ns

Notes:

1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not production tested.
4. Skew between any two outputs, of the same package, switching in the same direction.
This parameter is guaranteed by design.

PI74FCT162H543T Switching Characteristics over Operating Range

Parameters	Description	Conditions ⁽¹⁾	162H543T		162H543AT		162H543CT		162H543DT		162H543ET		Unit
			Com.		Com.		Com.		Com.		Com.		
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
tPLH tPHL	Propagation Delay Transparent Mode xAx to xBx or xBx to xAx	CL = 50 pF RL = 500Ω	2.5	8.5	2.5	6.5	2.5	5.3	2.5	4.4	1.5	3.4	ns
tPLH tPHL	Propagation Delay xLEBA to xAx, xLEAB to xBx		2.5	12.5	2.5	8.0	2.5	7.0	2.5	5.0	1.5	3.7	ns
tpZH tpZL	Output Enable Time xOEBA or xOEAB to xAx or xBx		2.0	12.0	2.0	9.0	2.0	8.0	2.0	5.4	1.5	4.8	ns
tPHZ tPLZ	Output Disable Time ⁽³⁾ xOEBA or xOEAB to xAx or xBx		2.0	9.0	2.0	7.5	2.0	6.5	2.0	4.3	1.5	4.0	ns
tsu	Setup Time HIGH or LOW xAx or xBx to xLEAB or xLEBA		3.0	—	2.0	—	2.0	—	2.0	—	1.0	—	ns
th	Hold Time HIGH or LOW xAx or xBx to xLEAB or xLEBA		2.0	—	2.0	—	2.0	—	1.5	—	1.0	—	ns
tw	xLEAB or xLEBA Pulse Width 5.0 LOW ⁽³⁾		—	5.0	—	5.0	—	3.0	—	3.0	—	3.0	ns
tsk(o)	Output Skew ⁽⁴⁾		—	0.5	—	0.5	—	0.5	—	0.5	—	0.5	ns

Notes:

1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not production tested.
4. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.