

PI74VCX16240

16-Bit Inverting Buffer/Driver with 3-State Outputs

Product Features

- The PI74VCX Family is designed for low voltage operation, $V_{DD} = 1.8V$ to 3.6V
- 3.6V Tolerant Inputs and Outputs
- Supports Live Insertion
- Balanced Drive, ±24mA
- Uses patented Noise Reduction Circuitry
- Typical Volp (Output Ground Bounce) < 0.6V at $V_{DD} = 2.5V$, $T_A = 25$ °C
- Typical Voнv (Output Voн Undershoot) < -0.6V at $V_{DD} = 2.5V$, $T_A = 25$ °C
- Power-Off high impedance inputs and outputs
- Industrial operation at -40°C to +85°C
- Packages available:
 - -48-pin 240 mil wide plastic TSSOP (A)
 - -48-pin 300 mil wide plastic SSOP(V)

Product Description

Pericom Semiconductor's PI74VCX series of logic circuits is produced in the Company's advanced 0.35 micron CMOS technology, achieving industry leading speed.


The inverting buffer/driver is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides symmetrical active-low outputenable (OE) inputs.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to Vcc through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The PI74VCX family is I/O Tolerant, allowing it to operate in 1.8/3.6V systems.

Logic Block Diagram



1






Product Pin Description

Pin Name	Description
n OE	3-State Output Enable Inputs (Active LOW)
nAx	Inputs
nYx	3-State Outputs
GND	Ground
Vcc	Power

Product Pin Configuration



Truth Table(1)

Inputs		Outputs
nOE	nAx	nYx
L	L	Н
L	Н	L
Н	X	Z

Notes:

1. H = High Signal Level

L = Low Signal Level

X = Don't Care or Irrelevant

Z = High Impedance

PS8323 09/14/98 2





Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Supply Voltage Range, VDD	0.5V to 4.6V
Input Voltage Range, VI	0.5V to 4.6V
Output Voltage Range, Vo (3-Stated)	0.5V to 4.6V
Output Voltage Range, Vo(1) (Active)	0.5V to Vcc+0.5
DC Input Diode Current (IIK) VI<0V	50mA
DC Output Diode Current (Iok)	
Vo<0V	50mA
V _O >V _{DD}	+50mA
DC Output Source/Sink Current (IOH/IOL)	
DC VDD or GND Current per Supply Pin (Icc of	
Storage Temperature Range, T _{stg}	*
I and the second	

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions f o rextended periods may affect reliability.

Recommended Operating Conditions(2)

			Min.	Max.	Units
V	Cymah y ya Ita ca	Operating	1.8	3.6	
V_{DD}	Supply voltage	Data Retention Only	1.2	3.6	
V _{IH}	High-level input voltage	$V_{DD} = 2.7V \text{ to } 3.6V$	2.0		
V _{IL}	Low-level input voltage	$V_{DD} = 2.7V \text{ to } 3.6V$		0.8	V
$V_{_{\rm I}}$	Input voltage		-0.3	3.6	
W	Output voltage	Active State	0	V_{DD}	
V _o	Output voltage	Off State	0	3.6	
Io	Output current in $\rm I_{OH}/\rm I_{OL}$	$V_{DD} = 3.0V \text{ to } 3.6V$ $V_{DD} = 2.3V \text{ to } 2.7V$ $V_{DD} = 1.8V$		±24 ±18 ±6	mA
Δt/Δv	$\Delta t/\Delta v$ Input transistion rise or fall rate ⁽³⁾			10	ns/V
T _A	Operating free-air temperature		-40	85	С

Notes

- 1. Absolute maximum of I₀ must be observed.
- 2. Unused control inputs must be held HIGH or LOW to prevent them from floating.
- 3 As measured between 0.8V and 2.0V, V_{DD} = 3.0V.

3 PS8323 09/14/98



Electrical Characteristics over Recommended Operating Free-Air Temperature Range (unless otherwise noted)

DC Characteristics (2.7V<V_{DD} \le 3.6V)

	Parameter	Conditions	V _{DD}	Min.	Тур.	Max.	Units
V _{IH}	HIGH Level Input Voltage			2.0			
V _{IL}	LOW Level Input Voltage		2.7 - 3.6			0.8	
		$I_{OH} = -100\mu A$		V _{DD} - 0.2			
V	HIGH Level Output Voltage	$I_{OH} = -12\text{mA}$	2.7	2.2			
V _{OH}	Thorr Lever Output voltage	$I_{OH} = -18\text{mA}$	3.0	2.4			V
		$I_{OH} = -24\text{mA}$	5.0	2.2			v
		$I_{OL} = 100 \mu A$	2.7 - 3.6			0.2	
V	LOW Level Output Voltage	$I_{OL} = 12 \text{mA}$	2.7			0.4	
V _{OL}	Low Level Output Voltage	$I_{OL} = 18\text{mA}$	3.0			0.4	
		$I_{OL} = 24 \text{mA}$	3.0			0.55	
I _I	Input Leakage Current	$V_{I} = 0.0V, V_{I} = 3.6V$	3.6			±5.0	
I _{oz}	3-STATE Output Leakage	$0 \le V_{O} \le 3.6V$ $V_{I} = V_{IH} \text{ or } V_{IL}$	2.7 - 3.6			±10	
I_{OFF}	Power-OFF Leakage Current	$0 \le (V_{I}, V_{O}) \le 3.6V$	0			10	
1	Quiescent Supply Current	$V_{I} = V_{DD}$ to GND				20	μА
I_{DD}	Quiescent supply Current	$V_{DD} \le (V_1, V_0) \le 3.6V$	2.7 - 3.6			±20	
$\Delta I_{ m DD}$	Increase in $I_{\rm DD}$ per input	$V_{\rm IH} = V_{\rm DD}$ -0.6V, Other inputs at $V_{\rm DD}$ or Gnd				750	

4



Electrical Characteristics over Recommended Operating Free-Air Temperature Range

(unless otherwise noted) (continued from previous page)

DC Characteristics $(2.3V \le V_{DD} \le 2.7V)$

	Parameters	Conditions	V _{DD}	Min.	Тур.	Max.	Units
V _{IH}	HIGH Level Input Voltage			1.6			
V _{IL}	LOW Level Input Voltage		2.3 - 2.7			0.7	
		$I_{OH} = -100 \mu A$	2.5 2.7	V _{DD} - 0.2			
37	HIGH Level Octob Velices	$I_{OH} = -6 \text{mA}$		2.0			
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -12mA$	2.3	1.8			V
		$I_{OH} = -18 \text{mA}$		1.7			
		$I_{OL} = 100 \mu A$	2.3 - 2.7			0.2	
V _{OL}	LOW Level Output Voltage	$I_{OL} = 12\text{mA}$	2.2			0.4	
		$I_{OL} = 18\text{mA}$	2.3			0.6	
I ₁	Input Leakage Current	$V_{I} = 0.0V, V_{I} = 2.7V$	2.7			±5.0	
I_{OZ}	3-STATE Output Leakage	$0 \le V_{O} \le 3.6V$ $V_{I} = V_{IH} \text{ or } V_{IL}$	2.3 - 2.7			±10	
$I_{\rm OFF}$	Power-OFF Leakage Current	$0 \le (V_1, V_0) \le 3.6V$	0			10	μΑ
1	Quiocaant Cumply Cumpant	$V_{I} = V_{DD}$ or GND	22 27			20	
I_{DD}	Quiescent Supply Current	$V_{DD} \le (V_{l}, V_{O}) \le 3.6V$	2.3 - 2.7			±20	

DC Characteristics $(1.8V \le V_{DD} \le 2.3V)$

	Parameters	Conditions	V _{DD}	Min.	Тур.	Max.	Units
V _{IH}	HIGH Level Input Voltage		1.8 -	0.7 x V_{DD}			
V _{IL}	LOW Level Input Voltage		2.3			0.2 x V _{DD}	
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$		V _{DD} -0.2			V
		$I_{OH} = -6mA$		1.4			V
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	1.0			0.2	
		$I_{OL} = 6mA$	1.8			0.3	
$I_{_{\rm I}}$	Input Leakage Current	$V_{I} = 0.0V, VI = 1.8V$				±5.0	
I _{oz}	3-STATE Output Leakage	$0 \le V_{O} \le 3.6V$ $V_{I} = V_{IH} \text{ or } V_{IL}$				±10	
I_{OFF}	Power-OFF Leakage Current	$0 \le (V_p, V_o) \le 3.6V$	0			10	μΑ
т	Ovingsout Symply Cymant	$V_{I} = V_{DD}$ or GND	1.8			20	
I_{DD}	Quiescent Supply Current	$V_{DD} \le (V_{I}, V_{O}) \le 3.6V$	1.8			±20	

5



AC Electrical Characteristics(1)

		TA	\ = -40°C	to +85°C,	$C_L = 30 pH$	$R_L = 50$	0Ω	
Symbol	Parameter		= 3.3V .3V	V _{DD} = ±0.	2.5V 2V	V _{DD} =	1.8V	Uni- ts
		Min.	Max.	Min.	Max.	Min.	Max.	
t_{PHL}, t_{PLH}	Prop Delay	0.8	2.5	1.0	3.0	1.5	5.0	
t_{PZL}, t_{PZH}	Output Enable Time	0.8	3.5	1.0	4.1	1.5	6.5	
t_{PLZ}, t_{PHZ}	Output Disable Time	0.8	3.5	1.0	3.8	1.5	5.0	ns
t_{OSHL} t_{OSLH}	Output to Output Skew ⁽²⁾		0.5		0.5		0.5	

- For CL = 50pF add approximatly 300ps to AC maximum specification
 Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH or LOW (t_{OSHL}) or LOW to HIGH (t_{OSLH}) .

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V _{DD}	T _A = +25°C Typical	Units
V _{OLP}	Quiet Output Dynamic Peak $V_{\rm OL}$	$C_{L} = 50 \text{pF}, V_{IH} = V_{DD}, V_{IL} = 0 \text{V}$	1.8 2.5 3.3	0.25 0.6 0.8	
V _{OLV}	Quiet Output Dynamic Valley $V_{\rm OL}$	$C_{L} = 50 \text{pF}, V_{IH} = V_{DD}, V_{IL} = 0 \text{V}$	1.8 2.5 3.3	-0.25 -0.6 -0.8	V
V _{OHV}	Quiet Output Dynamic Valley V_{OH}	$C_{L} = 50 \text{pF}, V_{IH} = V_{DD}, V_{IL} = 0 V$	1.8 2.5 3.3	1.5 1.9 2.2	

Capacitance


Symbol	Parameter	Conditions	TA = +25°C Typical	Units
C_{IN}	Input Capacitance	$V_{DD} = 1.8V, 2.5V \text{ or } 3.3V,$ $V_{I} = 0V \text{ or } V_{DD}$	6	
C_{OUT}	Output Capacitance	$V_{1} = 0V \text{ or } V_{DD}$, $V_{DD} = 1.8V, 2.5V \text{ or } 3.3V$	7	pF
C_{PD}	Power Dissipation Capacitance	$V_1 = 0V \text{ or } V_{DD}, F = 10MHz$ $V_{DD} = 1.8V, 2.5V \text{ or } 3.3V$	20	

PS8323 09/14/98 6




Test Circuits and Switching Waveforms

Parameter Measurement Information (VDD = 1.8V - 3.6V)



Setup, Hold, and Release Timing




Notes:

- A. CL includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is LOW except when disabled by the output control.
 - Waveform 2 is for an output with internal conditions such that the output is HIGH except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Zo = 50 Ω , $t_r \le 2ns$, $t_f \le 2ns$, measured from 10% to 90%, unless otherwise specified.
- D. The outputs are measured one at a time with one transition per measurement.


Switch Position

Test	S1
tpd	Open
$t_{\rm PLZ}/t_{\rm PZL}$	2 x V _{DD}
t _{PHZ} / t PZH	GND


Pulse Width



Propagaton Delay



Enable Disable Timing



Pericom Semiconductor Corporation

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com