


**16-Bit Transparent D-Type Latch
with 3-State Outputs**
Product Features

- The PI74VCX Family is designed for low voltage operation, V_{DD} = 1.8V to 3.6V
- 3.6V I/O Tolerant Inputs and Outputs
- Supports Live Insertion
- Balanced Drive, ±24mA
- Uses patented Noise Reduction Circuitry
- Typical VOLP (Output Ground Bounce) < 0.6V at V_{DD} = 2.5V, T_A = 25°C
- Typical VOHV (Output VOH Undershoot) < -0.6V at V_{DD} = 2.5V, T_A = 25°C
- Power-Off high impedance inputs and outputs
- Industrial operation at -40°C to +85°C
- Packages available:
 - 48-pin 240 mil. wide plastic TSSOP (A)
 - 48-pin 300 mil. wide plastic SSOP (V)

Logic Block Diagram

Product Description

Pericom Semiconductor's PI74VCX series of logic circuits are produced in the Company's advanced 0.35 micron CMOS technology, achieving industry leading speed.

The PI74VCX16373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. This device can be used as two 8-bit latches or one 16-bit latch. When the Latch Enable (LE) input is HIGH, the Q outputs follow the (D) inputs. When LE is taken LOW, the Q outputs are latched at the levels set up at the D inputs.

A buffered Output Enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state in which the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components. \overline{OE} does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The PI74VCX family is I/O Tolerant, allowing it to operate in mixed 1.8V/3.6V systems.

Product Pin Description

Pin Name	Description
\bar{OE}	Output Enable Input (Active LOW)
LE	Latch Enable (Active HIGH)
Dx	Data Inputs
Qx	3-State Outputs
GND	Ground
VCC	Power


Truth Table⁽¹⁾

Inputs			Outputs
\bar{OE}	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q0
H	X	X	Z

Notes:

1. H = High Signal Level
L = Low Signal Level
X = Don't Care or Irrelevant
Z = High Impedance

Product Pin Configuration



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Supply Voltage Range, V _{DD}	-0.5V to 4.6V
Input Voltage Range, V _I	-0.5V to 4.6V
Output Voltage Range, V _O (3-Stated)	-0.5V to 4.6V
Output Voltage Range, V _O ⁽¹⁾ (Active)	-0.5V to V _{DD} + 0.5V
DC Input Diode Current (I _{IK}) V _I < 0V	-50mA
DC Output Diode Current (I _{OK})	
V _O < 0V	-50mA
V _O > V _{DD}	-50mA
DC Output Source/Sink Current (I _{OH} /I _{OL})	±50mA
DC V _{DD} or GND Current per Supply Pin (I _{CC} or GND)	±100mA
Storage Temperature Range, T _{STG}	-65°C to 150°C

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended Operating Conditions⁽²⁾

Parameters	Description	Conditions	Min.	Max.	Units
V _{DD}	Supply voltage	Operating	1.8	3.6	V
		Data Retention Only	1.2	3.6	
V _{IH}	High-level input voltage	V _{DD} = 2.7V to 3.6V	2.0		
V _{IL}	Low-level input voltage	V _{DD} = 2.7V to 3.6V		0.8	
V _I	Input voltage		-0.3	3.6	
V _O	Output voltage	Active State	0	V _{DD}	
		Off State	0	3.6	
	Output current in I _{OH} /I _{OL}	V _{DD} = 3.0V to 3.6V V _{DD} = 2.3V to 2.7V V _{DD} = 1.8V		±24 ±18 ±6	mA
Δt/Δv	Input transition rise or fall rate ⁽³⁾		0	10	ns/V
T _A	Operating free-air temperature		-40	85	C

Notes:

1. Absolute maximum of I_O must be observed.
2. Unused control inputs must be held HIGH or LOW to prevent them from floating.
3. As measured between 0.8V and 2.0V, V_{DD} = 3.0V.



Electrical Characteristics over Recommended Operating Free-Air Temperature Range

(unless otherwise noted)

DC Characteristics ($2.7V < V_{DD} \leq 3.6V$)

Parameters	Description	Conditions	V _{DD}	Min.	Typ.	Max.	Units
V _{IH}	HIGH Level Input Voltage		2.7 - 3.6	2.0			V
V _{IL}	LOW Level Input Voltage					0.8	
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100 µA		V _{DD} - 0.2			V
		I _{OH} = -12 mA		2.7	2.2		
		I _{OH} = -18 mA		3.0	2.4		
		I _{OH} = -24 mA			2.2		
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 µA	2.7 - 3.6			0.2	µA
		I _{OL} = 12 mA	2.7			0.4	
		I _{OL} = 18 mA	3.0			0.4	
		I _{OL} = 24 mA				0.5	
I _I	Input Leakage Current	V _I = 0.0V, V ₁ = 3.6V	3.6			±5.0	µA
I _{OZ}	3-STATE Output Leakage	0 ≤ V _O ≤ 3.6V V _I = V _{IH} or V _{IL}	2.7 - 3.6			±10	
I _{OFF}	Power-OFF Leakage Current	0 ≤ (V _I , V _O) ≤ 3.6V	0			10	
I _{DD}	Quiescent Supply Current	V _I = V _{DD} to GND	2.7 - 3.6			20	
		V _{DD} ≤ (V _I , V _O) ≤ 3.6V				±20	
ΔI _{DD}	Increase in I _{DD} per input	V _{IH} = V _{DD} - 0.6V, Other inputs at V _{DD} or GND				750	



PI74VCX16373
16-Bit Transparent D-Type Latch with 3-State Outputs

DC Characteristics ($2.3V \leq V_{DD} \leq 2.7V$)

Parameters	Description	Conditions	V _{DD}	Min.	Typ.	Max.	Units
V _{IH}	HIGH Level Input Voltage		2.3 - 2.7	1.6			V
V _{IL}	LOW Level Input Voltage					0.7	
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100μA	2.3	V _{DD} - 0.2			V
		I _{OH} = -6mA		2.0			
		I _{OH} = -12mA		1.8			
		I _{OH} = -18mA		1.7			
V _{OL}	LOW Level Output Voltage	I _{OL} = 100μA	2.3	2.3 - 2.7		0.2	μA
		I _{OL} = 12mA				0.4	
		I _{OL} = 18mA				0.4	
I _I	Input Leakage Current	V _I = 0.0V, V ₁ = 2.7V	2.7			±5.0	μA
I _{OZ}	3-STATE Output Leakage	0 ≤ V _O ≤ 3.6V V _I = V _{IH} or V _{IL}	2.3 - 2.7			±10	
I _{OFF}	Power-OFF Leakage Current	0 ≤ (V _I , V _O) ≤ 3.6V	0			10	
I _{DD}	Quiescent Supply Current	V _I = V _{DD} or GND	2.3 - 2.7			20	
		V _{DD} ≤ (V _I , V _O) ≤ 3.6V				±20	

DC Characteristics ($1.8V \leq V_{DD} \leq 2.3V$)

Parameters	Description	Conditions	V _{DD}	Min.	Typ.	Max.	Units
V _{IH}	HIGH Level Input Voltage		1.8 - 2.3	0.7 x V _{DD}			V
V _{IL}	LOW Level Input Voltage					0.2 x V _{DD}	
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100μA	1.8	V _{DD} - 0.2			V
		I _{OH} = -6mA		1.4			
		I _{OL} = 100μA				0.2	
		I _{OL} = 6mA				0.3	
I _I	Input Leakage Current	V _I = 0.0V, V ₁ = 1.8V	1.8			±5.0	μA
I _{OZ}	3-STATE Output Leakage	0 ≤ V _O ≤ 3.6V V _I = V _{IH} or V _{IL}				±10	
I _{OFF}	Power-OFF Leakage Current	0 ≤ (V _I , V _O) ≤ 3.6V		0		10	
I _{DD}	Quiescent Supply Current	V _I = V _{DD} or GND	1.8			20	
		V _{DD} ≤ (V _I , V _O) ≤ 3.6V	1.8			±20	

Note:

- Not guaranteed



PI74VCX16373
16-Bit Transparent D-Type Latch with 3-State Outputs

AC Electrical Characteristics

Symbol	Parameters	$T_A = -40^\circ C$ to $+85^\circ C$, $C_L = 30\text{pF}$, $R_L = 500\Omega$						Units	
		$V_{DD} = 3.3V \pm 0.3V$		$V_{DD} = 2.5V \pm 0.2V$		$V_{DD} = 1.8V$			
		Min.	Max.	Min.	Max.	Min.	Max.		
tPLH, tPHL	Prop Delay, DTOQ	0.8	3.0	1.0	3.4	1.5	6.0	ns	
tPLH, tPHL	Prop Delay, LE to Q	0.8	3.0	1.0	3.9	1.5	6.0		
tpZH, tpZL	Output Enable Time	0.8	3.5	1.0	4.6	1.5	7.0		
tPHZ, tPLZ	Output Disable Time	0.8	3.5	1.0	3.8	1.5	5.0		
tOSHL, tOSLH	Output to Output Skew ⁽²⁾		0.5		0.5		0.5		

Notes:

- For $C_L = 50\text{pF}$ add approximately 300ps to AC maximum specification.
- Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH or LOW (tOSHL) or LOW to HIGH (tOSLH).

AC Setup Requirements

Symbol	Parameters	$T_A = -40^\circ C$ to $+85^\circ C$, $C_L = 30\text{pF}$, $R_L = 500\Omega$						Units	
		$V_{DD} = 3.3V \pm 0.3V$		$V_{DD} = 2.5V \pm 0.2V$		$V_{DD} = 1.8V$			
		Min.	Typ.	Min.	Typ.	Min.	Typ.		
tSU	Setup Time, D to LE	1.5		1.5		2.5		ns	
tH	Hold Time, D to LE	1.0		1.0		1.0			
tW	LE Pulse Width, High	1.5		1.5		3.0			

Dynamic Switching Characteristics


Symbol	Parameters	Conditions	V_{DD}	$T_A = +25^\circ C$ Typical	Units
VO _{LP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 50\text{pF}$, $V_{IH} = V_{DD}$, $V_{IL} = 0V$	1.8	0.25	V
			2.5	0.6	
			3.3	0.8	
VO _{LP}	Quiet Output Dynamic Valley V _{OL}	$C_L = 50\text{pF}$, $V_{IH} = V_{DD}$, $V_{IL} = 0V$	1.8	-0.25	
			2.5	-0.6	
			3.3	-0.8	
VO _{LP}	Quiet Output Dynamic Valley V _{OH}	$C_L = 50\text{pF}$, $V_{IH} = V_{DD}$, $V_{IL} = 0V$	1.8	1.5	
			2.5	1.9	
			3.3	2.2	

Capacitance

Symbol	Parameters	Conditions	$T_A = +25^\circ C$ Typical	Units
C _{IN}	Input Capacitance	$V_{DD} = 1.8, 2.5V$ or $3.3V$, $V_I = 0V$ or V_{DD}	6	pF
C _{OUT}	Output Capacitance	$V_I = 0V$ or V_{DD} , $V_{DD} = 1.8V, 2.5V$ or $3.3V$	7	
C _{PD}	Power Dissipation Capacitance	$V_I = 0V$ or V_{DD} , $F = 10\text{ MHz}$ $V_{DD} = 1.8V, 2.5V$ or $3.3V$	20	

Test Circuits and Switching Waveforms


Parameter Measurement Information ($V_{DD} = 1.8V - 3.6V$)




Switch Position

Test	S1
t _{PD}	Open
t _{PLZ/tPZL}	2 x V _{DD}
t _{PHZ/tPZH}	GND

Pulse Width




Setup, Hold, and Release Timing



Notes:

- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is LOW except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is HIGH except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics:
 $PRR \leq 10 \text{ MHz}$, $Z_O = 50\Omega$,
 $t_R \leq 2\text{ns}$,
 $t_F \leq 2\text{ns}$,
measured from 10% to 90%, unless otherwise specified.
- D. The outputs are measured one at a time with one transition per measurement.

Propagation Delay



Enable Disable Timing

