

# DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

## 74HC/HCT4518

### Dual synchronous BCD counter

Product specification  
File under Integrated Circuits, IC06

December 1990

## Dual synchronous BCD counter

## 74HC/HCT4518

## FEATURES

- Output capability: standard
- I<sub>CC</sub> category: MSI

## GENERAL DESCRIPTION

The 74HC/HCT4518 are high-speed Si-gate CMOS devices and are pin compatible with the "4518" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT4518 are dual 4-bit internally synchronous BCD counters with an active HIGH clock input (nCP<sub>0</sub>) and an active LOW clock input (nCP<sub>1</sub>), buffered outputs from

all four bit positions (nQ<sub>0</sub> to nQ<sub>3</sub>) and an active HIGH overriding asynchronous master reset input (nMR).

The counter advances on either the LOW-to-HIGH transition of nCP<sub>0</sub> if nCP<sub>1</sub> is HIGH or the HIGH-to-LOW transition of nCP<sub>1</sub> if nCP<sub>0</sub> is LOW. Either nCP<sub>0</sub> or nCP<sub>1</sub> may be used as the clock input to the counter and the other clock input may be used as a clock enable input. A HIGH on nMR resets the counter (nQ<sub>0</sub> to nQ<sub>3</sub> = LOW) independent of nCP<sub>0</sub> and nCP<sub>1</sub>.

## APPLICATIONS

- Multistage synchronous counting
- Multistage asynchronous counting
- Frequency dividers

## QUICK REFERENCE DATA

GND = 0 V; T<sub>amb</sub> = 25 °C; t<sub>r</sub> = t<sub>f</sub> = 6 ns

| SYMBOL                              | PARAMETER                                                                | CONDITIONS                                    | TYPICAL |     | UNIT |
|-------------------------------------|--------------------------------------------------------------------------|-----------------------------------------------|---------|-----|------|
|                                     |                                                                          |                                               | HC      | HCT |      |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay nCP <sub>0</sub> , nCP <sub>1</sub> to nQ <sub>n</sub> | C <sub>L</sub> = 15 pF; V <sub>CC</sub> = 5 V | 20      | 24  | ns   |
| t <sub>PHL</sub>                    | propagation delay nMR to nQ <sub>n</sub>                                 |                                               | 13      | 14  | ns   |
| f <sub>max</sub>                    | maximum clock frequency                                                  |                                               | 61      | 55  | MHz  |
| C <sub>I</sub>                      | input capacitance                                                        |                                               | 3.5     | 3.5 | pF   |
| C <sub>PD</sub>                     | power dissipation capacitance per counter                                | notes 1 and 2                                 | 29      | 27  | pF   |

## Notes

1. C<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f<sub>i</sub> = input frequency in MHz

f<sub>o</sub> = output frequency in MHz

∑ (C<sub>L</sub> × V<sub>CC</sub><sup>2</sup> × f<sub>o</sub>) = sum of outputs

C<sub>L</sub> = output load capacitance in pF

V<sub>CC</sub> = supply voltage in V

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>

For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> – 1.5 V

## ORDERING INFORMATION




See "74HC/HCT/HCU/HCMOS Logic Package Information".

Dual synchronous BCD counter

74HC/HCT4518


PIN DESCRIPTION

| PIN NO.        | SYMBOL                              | NAME AND FUNCTION                              |
|----------------|-------------------------------------|------------------------------------------------|
| 1, 9           | 1CP <sub>0</sub> , 2CP <sub>0</sub> | clock inputs (LOW-to-HIGH, edge-triggered)     |
| 2, 10          | 1CP <sub>1</sub> , 2CP <sub>1</sub> | clock inputs (HIGH-to-LOW, edge-triggered)     |
| 3, 4, 5, 6     | 1Q <sub>0</sub> to 1Q <sub>3</sub>  | data outputs                                   |
| 7, 15          | 1MR, 2MR                            | asynchronous master reset inputs (active HIGH) |
| 8              | GND                                 | ground (0 V)                                   |
| 11, 12, 13, 14 | 2Q <sub>0</sub> to 2Q <sub>3</sub>  | data outputs                                   |
| 16             | V <sub>CC</sub>                     | positive supply voltage                        |



Dual synchronous BCD counter

74HC/HCT4518





FUNCTION TABLE

| nCP <sub>0</sub> | nCP <sub>1</sub> | MR | MODE                                   |
|------------------|------------------|----|----------------------------------------|
| ↑                | H                | L  | counter advances                       |
| L                | ↓                | L  | counter advances                       |
| ↓                | X                | L  | no change                              |
| X                | ↑                | L  | no change                              |
| ↑                | L                | L  | no change                              |
| H                | ↓                | L  | no change                              |
| X                | X                | H  | Q <sub>0</sub> to Q <sub>3</sub> = LOW |

Notes

- H = HIGH voltage level  
L = LOW voltage level  
X = don't care  
↑ = LOW-to-HIGH clock transition  
↓ = HIGH-to-LOW clock transition



## Dual synchronous BCD counter

## 74HC/HCT4518

**DC CHARACTERISTICS FOR 74HC**

For the DC characteristics see *"74HC/HCT/HCU/HCMOS Logic Family Specifications"*.

Output capability: standard

I<sub>CC</sub> category: MSI

**AC CHARACTERISTICS FOR 74HC**

GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

| SYMBOL                              | PARAMETER                                                                                     | T <sub>amb</sub> (°C) |                 |                 |                 |                 |                 | UNIT            | TEST CONDITIONS        |                   |       |
|-------------------------------------|-----------------------------------------------------------------------------------------------|-----------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|------------------------|-------------------|-------|
|                                     |                                                                                               | 74HC                  |                 |                 |                 |                 |                 |                 | V <sub>CC</sub><br>(V) | WAVEFORMS         |       |
|                                     |                                                                                               | +25                   |                 |                 | -40 to +85      |                 | -40 to +125     |                 |                        |                   |       |
|                                     |                                                                                               | min.                  | typ.            | max.            | min.            | max.            | min.            |                 |                        |                   | max.  |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay<br>nCP <sub>0</sub> , nCP <sub>1</sub> to nQ <sub>n</sub>                   |                       | 66<br>24<br>19  | 210<br>42<br>36 |                 | 265<br>53<br>45 |                 | 315<br>63<br>59 | ns                     | 2.0<br>4.5<br>6.0 | Fig.9 |
| t <sub>PHL</sub>                    | propagation delay<br>nMR to nQ <sub>n</sub>                                                   |                       | 44<br>16<br>13  | 150<br>30<br>26 |                 | 190<br>38<br>33 |                 | 225<br>45<br>38 | ns                     | 2.0<br>4.5<br>6.0 | Fig.8 |
| t <sub>THL</sub> / t <sub>TLH</sub> | output transition time                                                                        |                       | 19<br>7<br>6    | 75<br>15<br>13  |                 | 95<br>19<br>16  |                 | 110<br>22<br>19 | ns                     | 2.0<br>4.5<br>6.0 | Fig.9 |
| t <sub>w</sub>                      | clock pulse width<br>HIGH or LOW                                                              | 80<br>16<br>14        | 25<br>9<br>7    |                 | 100<br>20<br>17 |                 | 120<br>24<br>20 |                 | ns                     | 2.0<br>4.5<br>6.0 | Fig.8 |
| t <sub>w</sub>                      | master reset pulse width<br>HIGH                                                              | 120<br>24<br>20       | 39<br>14<br>11  |                 | 150<br>30<br>26 |                 | 180<br>36<br>31 |                 | ns                     | 2.0<br>4.5<br>6.0 | Fig.8 |
| t <sub>rem</sub>                    | removal time<br>nMR to nCP <sub>0</sub> , nCP <sub>1</sub>                                    | 0<br>0<br>0           | -22<br>-8<br>-6 |                 | 0<br>0<br>0     |                 | 0<br>0<br>0     |                 | ns                     | 2.0<br>4.5<br>6.0 | Fig.8 |
| t <sub>su</sub>                     | set-up time<br>nCP <sub>1</sub> to nCP <sub>0</sub> ;<br>nCP <sub>0</sub> to nCP <sub>1</sub> | 80<br>16<br>14        | 22<br>8<br>6    |                 | 100<br>20<br>17 |                 | 120<br>24<br>20 |                 | ns                     | 2.0<br>4.5<br>6.0 | Fig.7 |
| f <sub>max</sub>                    | maximum clock pulse<br>frequency<br>nCP <sub>0</sub> , nCP <sub>1</sub>                       | 6.0<br>30<br>35       | 18<br>55<br>66  |                 | 4.8<br>24<br>28 |                 | 4.0<br>20<br>24 |                 | MHz                    | 2.0<br>4.5<br>6.0 | Fig.8 |

## Dual synchronous BCD counter

## 74HC/HCT4518

**DC CHARACTERISTICS FOR 74HCT**

For the DC characteristics see *"74HC/HCT/HCU/HCMOS Logic Family Specifications"*.

Output capability: standard

I<sub>CC</sub> category: MSI

**Note to HCT types**

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

| INPUT                               | UNIT LOAD COEFFICIENT |
|-------------------------------------|-----------------------|
| nCP <sub>0</sub> , nCP <sub>1</sub> | 0.80                  |
| nMR                                 | 1.50                  |

**AC CHARACTERISTICS FOR 74HCT**

GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

| SYMBOL                              | PARAMETER                                                                                     | T <sub>amb</sub> (°C) |      |      |            |      |             |      |     | UNIT | TEST CONDITIONS        |           |
|-------------------------------------|-----------------------------------------------------------------------------------------------|-----------------------|------|------|------------|------|-------------|------|-----|------|------------------------|-----------|
|                                     |                                                                                               | 74HCT                 |      |      |            |      |             |      |     |      | V <sub>CC</sub><br>(V) | WAVEFORMS |
|                                     |                                                                                               | +25                   |      |      | -40 to +85 |      | -40 to +125 |      |     |      |                        |           |
|                                     |                                                                                               | min.                  | typ. | max. | min.       | max. | min.        | max. |     |      |                        |           |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay<br>nCP <sub>0</sub> , nCP <sub>1</sub> to nQ <sub>n</sub>                   |                       | 28   | 53   |            | 66   |             | 80   | ns  | 4.5  | Fig.9                  |           |
| t <sub>PHL</sub>                    | propagation delay<br>nMR to nQ <sub>n</sub>                                                   |                       | 17   | 35   |            | 44   |             | 53   | ns  | 4.5  | Fig.8                  |           |
| t <sub>THL</sub> / t <sub>TLH</sub> | output transition time                                                                        |                       | 7    | 15   |            | 19   |             | 22   | ns  | 4.5  | Fig.9                  |           |
| t <sub>w</sub>                      | clock pulse width<br>HIGH or LOW                                                              | 20                    | 11   |      | 25         |      | 30          |      | ns  | 4.5  | Fig.8                  |           |
| t <sub>w</sub>                      | master reset pulse width<br>HIGH                                                              | 20                    | 11   |      | 25         |      | 30          |      | ns  | 4.5  | Fig.8                  |           |
| t <sub>rem</sub>                    | removal time<br>nMR to nCP <sub>0</sub> , nCP <sub>1</sub>                                    | 0                     | -11  |      | 0          |      | 0           |      | ns  | 4.5  | Fig.8                  |           |
| t <sub>su</sub>                     | set-up time<br>nCP <sub>1</sub> to nCP <sub>0</sub> ;<br>nCP <sub>0</sub> to nCP <sub>1</sub> | 16                    | 5    |      | 20         |      | 24          |      | ns  | 4.5  | Fig.7                  |           |
| f <sub>max</sub>                    | maximum clock pulse<br>frequency<br>nCP <sub>0</sub> , nCP <sub>1</sub>                       | 25                    | 50   |      | 20         |      | 17          |      | MHz | 4.5  | Fig.8                  |           |

Dual synchronous BCD counter

74HC/HCT4518

AC WAVEFORMS




Fig.7 Waveforms showing hold and set-up times for  $nCP_0$  to  $n\overline{CP}_1$  and  $n\overline{CP}_1$  to  $nCP_0$ .




Fig.8 Waveforms showing the minimum pulse widths for  $nCP_0$ ,  $n\overline{CP}_1$  and  $nMR$  inputs; the removal time for  $nMR$  and the propagation delay for  $nMR$  to  $nQ_n$  outputs and the maximum clock pulse frequency.




Fig.9 Waveforms showing the propagation delays for  $nCP_0$ ,  $n\overline{CP}_1$  to  $nQ_n$  outputs and the output transition times.

PACKAGE OUTLINES

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".