INTEGRATED CIRCUITS

DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

74HC/HCT7046APhase-locked-loop with lock detector

Product specification
File under Integrated Circuits, IC06

December 1990





74HC/HCT7046A

FEATURES

- Low power consumption
- Centre frequency up to 17 MHz (typ.) at V_{CC} = 4.5 V
- Choice of two phase comparators: EXCLUSIVE-OR; edge-triggered JK flip-flop;
- Excellent VCO frequency linearity
- VCO-inhibit control for ON/OFF keying and for low standby power consumption
- · Minimal frequency drift
- Operation power supply voltage range:
 VCO section 3.0 to 6.0 V digital section 2.0 to 6.0 V
- Zero voltage offset due to op-amp buffering
- · Output capability: standard
- · I_{CC} category: MSI

GENERAL DESCRIPTION

The 74HC/HCT7046 are high-speed Si-gate CMOS devices and are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT7046 are phase-locked-loop circuits that comprise a linear voltage-controlled oscillator (VCO) and two different phase comparators (PC1 and PC2) with a common signal input amplifier and a common comparator input.

A lock detector is provided and this gives a HIGH level at pin 1 (LD) when the PLL is locked. The lock detector capacitor must be connected between pin 15 (C_{LD}) and pin 8 (GND). The value of the C_{LD} capacitor can be determined, using information supplied in Fig.32. The input signal can be directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. A self-bias input circuit keeps small voltage signals within the linear region of the input

amplifiers. With a passive low-pass filter, the "7046" forms a second-order loop PLL. The excellent VCO linearity is achieved by the use of linear op-amp techniques.

VCO

The VCO requires one external capacitor C1 (between $C1_A$ and $C1_B$) and one external resistor R1 (between R_1 and GND) or two external resistors R1 and R2 (between R_1 and GND, and R_2 and GND). Resistor R1 and capacitor C1 determine the frequency range of the VCO. Resistor R2 enables the VCO to have a frequency offset if required.

The high input impedance of the VCO simplifies the design of low-pass filters by giving the designer a wide choice of resistor/capacitor ranges. In order not to load the low-pass filter, a demodulator output of the VCO input voltage is provided at pin 10 (DEM_{OUT}). In contrast to conventional techniques where the DEM_{OUT} voltage is one threshold voltage lower than the VCO input voltage, here the DEM_{OUT} voltage equals that of the VCO input. If DEMOUT is used, a load resistor (R_S) should be connected from DEM_{OUT} to GND; if unused, DEM_{OUT} should be left open. The VCO output (VCO_{OUT}) can be connected directly to the comparator input (COMPIN), or connected via a frequency-divider. The VCO output signal has a duty factor of 50% (maximum expected deviation 1%), if the VCO input is held at a constant DC level. A LOW level at the inhibit input (INH) enables the VCO and demodulator, while a HIGH level turns both off to minimize standby power consumption.

The only difference between the HC and HCT versions is the input level specification of the INH input. This input disables the VCO section. The comparators' sections are identical, so that there is no difference in the

SIG_{IN} (pin 14) or COMP_{IN} (pin 3) inputs between the HC and HCT versions.

Phase comparators

The signal input (SIG_{IN}) can be directly coupled to the self-biasing amplifier at pin 14, provided that the signal swing is between the standard HC family input logic levels. Capacitive coupling is required for signals with smaller swings.

Phase comparator 1 (PC1)

This is an EXCLUSIVE-OR network. The signal and comparator input frequencies (f_i) must have a 50% duty factor to obtain the maximum locking range. The transfer characteristic of PC1, assuming ripple ($f_r = 2f_i$) is suppressed,

is:

$$V_{\text{DEMOUT}} = \frac{V_{CC}}{\pi} \left(\phi_{\text{SIGIN}} - \phi_{\text{COMPIN}} \right)$$

where V_{DEMOUT} is the demodulator output at pin 10;

 $V_{DEMOUT} = V_{PC1OUT}$ (via low-pass filter).

The phase comparator gain is:

$$K_p = \frac{V_{CC}}{\pi} (V/r).$$

The average output voltage from PC1, fed to the VCO input via the low-pass filter and seen at the demodulator output at pin 10 (V_{DEMOUT}), is the resultant of the phase differences of signals (SIG_{IN}) and the comparator input ($COMP_{IN}$) as shown in Fig.6. The average of V_{DEMOUT} is equal to 1/2 V_{CC} when there is no signal or noise at SIG_{IN} and with this input the VCO oscillates at the centre frequency (f_o). Typical

74HC/HCT7046A

waveforms for the PC1 loop locked at f_0 are shown in Fig.7.

The frequency capture range $(2f_c)$ is defined as the frequency range of input signals on which the PLL will lock if it was initially out-of-lock. The frequency lock range $(2f_L)$ is defined as the frequency range of input signals on which the loop will stay locked if it was initially in lock. The capture range is smaller or equal to the lock range.

With PC1, the capture range depends on the low-pass filter characteristics and can be made as large as the lock range. This configuration retains lock even with very noisy input signals. Typical behaviour of this type of phase comparator is that it can lock to input frequencies close to the harmonics of the VCO centre frequency.

Phase comparator 2 (PC2)

This is a positive edge-triggered phase and frequency detector. When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty factors of SIG_{IN} and $COMP_{IN}$ are not important. PC2 comprises two D-type flip-flops, control-gating and a 3-state output stage. The circuit functions as an up-down counter (Fig.5) where SIG_{IN} causes an up-count and $COMP_{IN}$ a down-count. The transfer function of PC2, assuming ripple (fr = fi) is suppressed,

$$V_{\text{DEMOUT}} = \frac{V_{\text{CC}}}{4\pi} (\phi_{\text{SIGIN}} - \phi_{\text{COMPIN}})$$

where V_{DEMOUT} is the demodulator output at pin 10; $V_{DEMOUT} = V_{PC2OUT}$ (via low-pass filter).

The phase comparator gain is:

$$K_p = \frac{V_{CC}}{4\pi} (V/r).$$

 V_{DEMOUT} is the resultant of the initial phase differences of SIG_{IN} and $COMP_{IN}$ as shown in Fig.8. Typical waveforms for the PC2 loop locked at f_o are shown in Fig.9.

When the frequencies of SIG_{IN} and $COMP_{IN}$ are equal but the phase of SIG_{IN} leads that of $COMP_{IN}$, the p-type output driver at $PC2_{OUT}$ is held "ON" for a time corresponding to the phase difference (ϕ_{DEMOUT}). When the phase of SIG_{IN} lags that of $COMP_{IN}$, the n-type driver is held "ON".

When the frequency of SIG_{IN} is higher than that of COMP_{IN}, the p-type output driver is held "ON" for most of the input signal cycle time, and for the remainder of the cycle both n and p- type drivers are "OFF" (3-state). If the SIG_{IN} frequency is lower than the COMPIN frequency, then it is the n-type driver that is held "ON" for most of the cycle. Subsequently, the voltage at the capacitor (C2) of the low-pass filter connected to PC2_{OUT} varies until the signal and comparator inputs are equal in both phase and frequency. At this stable point the voltage on C2 remains constant as the PC2 output is in 3-state and the VCO input at pin 9 is a high impedance.

Thus, for PC2, no phase difference exists between SIG_{IN} and COMP_{IN} over the full frequency range of the VCO. Moreover, the power dissipation due to the low-pass filter is reduced because both p and n-type drivers are "OFF" for most of the signal input cycle. It should be noted that the PLL lock range for this type of phase comparator is equal to the capture range and is independent of

the low-pass filter. With no signal present at SIG_{IN} the VCO adjusts, via PC2, to its lowest frequency.

APPLICATIONS

- FM modulation and demodulation
- Frequency synthesis and multiplication
- · Frequency discrimination
- Tone decoding
- Data synchronization and conditioning
- Voltage-to-frequency conversion
- Motor-speed control

Phase-locked-loop with lock detector

74HC/HCT7046A

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C;

SYMPOL	PARAMETER	CONDITIONS	TYP	UNIT	
STIVIBUL	PARAIVIETER	CONDITIONS	нс	нст	ONIT
fo	VCO centre frequency	C1 = 40 pF; R1 = 3 k Ω ; V _{CC} = 5 V	19	19	MHz
Cı	input capacitance (pin 5)		3.5	3.5	pF
C _{PD}	power dissipation capacitance per package	notes 1 and 2	24	24	pF

Notes

Applies to the phase comparator section only (VCO disabled).
 For power dissipation of VCO and demodulator sections see Figs 20, 21 and 22.

2. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

 f_i = input frequency in MHz

 f_o = output frequency in MHz

$$\sum (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs}$$

C_L = output load capacitance in pF

 V_{CC} = supply voltage in V

ORDERING INFORMATION


See "74HC/HCT/HCU/HCMOS Logic Package Information".


Phase-locked-loop with lock detector


74HC/HCT7046A


PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	LD	lock detector output (active HIGH)
2	PC1 _{OUT}	phase comparator 1 output
3	COMP _{IN}	comparator input
4	VCO _{OUT}	VCO output
5	INH	inhibit input
6	C1 _A	capacitor C1 connection A
7	C1 _B	capacitor C1 connection B
8	GND	ground (0 V)
9	VCO _{IN}	VCO input
10	DEM _{OUT}	demodulator output
11	R ₁	resistor R1 connection
12	R ₂	resistor R2 connection
13	PC2 _{OUT}	phase comparator 2 output
14	SIG _{IN}	signal input
15	C _{LD}	lock detector capacitor input
16	V _{CC}	positive supply voltage










74HC/HCT7046A






Fig.6 Phase comparator 1: average output voltage versus input phase difference:

$$V_{DEMOUT} = V_{PC1OUT} = \frac{V_{CC}}{\pi} (\phi_{SIGIN} - \phi_{COMPIN})$$

 $\phi_{DEMOUT} = \phi_{SIGIN} - \phi_{COMPIN}$




Fig.7 Typical waveforms for PLL using phase comparator 1, loop locked at f_o.




Fig.8 Phase comparator 2: average output voltage versus input phase difference:

$$V_{\text{DEMOUT}} = V_{\text{PC2OUT}} = \frac{V_{\text{CC}}}{4\pi} (\phi_{\text{SIGIN}} - \phi_{\text{COMPIN}})$$

$$\phi_{\text{DEMOUT}} = (\phi_{\text{SIGIN}} - \phi_{\text{COMPIN}}).$$




Fig.9 Typical waveforms for PLL using phase comparator 2, loop locked at $f_{\text{o.}}$

Phase-locked-loop with lock detector

74HC/HCT7046A

RECOMMENDED OPERATING CONDITIONS FOR 74HC/HCT

SYMBOL	PARAMETER		74HC	;		74HC	Γ	UNIT	CONDITIONS
STWIBOL	PARAMETER	min.	typ.	max.	min.	typ.	max.	UNII	CONDITIONS
V _{CC}	DC supply voltage	3.0	5.0	6.0	4.5	5.0	5.5	V	
V _{CC}	DC supply voltage if VCO section is not used	2.0	5.0	6.0	4.5	5.0	5.5	٧	
VI	DC input voltage range	0		V _{CC}	0		V _{CC}	V	
Vo	DC output voltage range	0		V _{CC}	0		V _{CC}	V	
T _{amb}	operating ambient temperature range	-40		+85	-40		+85	°C	see DC and AC
T _{amb}	operating ambient temperature range	-40		+125	-40		+125	°C	CHARACTER- ISTICS
t _r , t _f	input rise and fall times (pin 5)		6.0	1000 500 400		6.0	500	ns	$V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134) Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
V _{CC}	DC supply voltage	-0.5	+7	V	
±I _{IK}	DC input diode current		20	mA	for $V_I < -0.5 \text{ V}$ or $V_I > V_{CC} + 0.5 \text{ V}$
±I _{OK}	DC output diode current		20	mA	for $V_O < -0.5 \text{ V}$ or $V_O > V_{CC} + 0.5 \text{ V}$
±Ι _Ο	DC output source or sink current		25	mA	for $-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$
±I _{CC} ; ±I _{GND}	DC V _{CC} or GND current		50	mA	
T _{stg}	storage temperature range	-65	+150	°C	
P _{tot}	power dissipation per package				for temperature range: -40 to +125 °C 74HC/HCT
	plastic DIL		750	mW	above +70 °C: derate linearly with 12 mW/K
	plastic mini-pack (SO)		500	mW	above +70 °C: derate linearly with 8 mW/K

Phase-locked-loop with lock detector

74HC/HCT7046A

DC CHARACTERISTICS FOR 74HC

Quiescent supply current

Voltages are referenced to GND (ground = 0 V)

	PARAMETER			٦	Γ _{amb} (°	LINUT	TEST CONDITIONS				
CVMDOL					74HC		V _{CC}				
SYMBOL	PARAMETER	+25			-40 to +85			−40 t	o +125	UNIT	OTHER
		min.	typ.	max.	min.	max.	min.	max.		(-,	
I _{CC}	quiescent supply current (VCO disabled)			8.0		80.0		160.0	μΑ	6.0	pins 3, 5, and 14 at V_{CC} ; pin 9 at GND; I_{I} at pins 3 and 14 to be excluded

Phase-locked-loop with lock detector

74HC/HCT7046A

Phase comparator section

Voltages are referenced to GND (ground = 0 V)

				٦	Γ _{amb} (°	C)				TE	ST CO	NDITIONS
SYMBOL	PARAMETER				74HC				UNIT			
STWIBOL	FARAMETER		+25		−40 t	o +85	−40 t	o +125	ONIT	V _{CC}	VI	OTHER
		min.	typ.	max.	min.	max.	min.	max.		(' /		
V _{IH}	DC coupled HIGH level input voltage SIG _{IN} , COMP _{IN}	1.5 3.15 4.2	1.2 2.4 3.2		1.5 3.15 4.2		1.5 3.15 4.2		V	2.0 4.5 6.0		
V _{IL}	DC coupled LOW level input voltage SIG _{IN} , COMP _{IN}		0.8 2.1 2.8	0.5 1.35 1.8		0.5 1.35 1.8		0.5 1.35 1.8	V	2.0 4.5 6.0		
V _{OH}	HIGH level output voltage LD, PC _{nOUT}	1.9 4.4 5.9	2.0 4.5 6.0		1.9 4.4 5.9		1.9 4.4 5.9		V	2.0 4.5 6.0	V _{IH} or V _{IL}	$-I_O = 20 \mu A$ $-I_O = 20 \mu A$ $-I_O = 20 \mu A$
V _{OH}	HIGH level output voltage LD, PC _{nOUT}	3.98 5.48	4.32 5.81		3.84 5.34		3.7 5.2		V	4.5 6.0	V _{IH} or V _{IL}	$-I_{O} = 4.0 \text{ mA}$ $-I_{O} = 5.2 \text{ mA}$
V _{OL}	LOW level output voltage LD, PC _{nOUT}		0 0 0	0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	V	2.0 4.5 6.0	V _{IH} or V _{IL}	$I_O = 20 \mu A$ $I_O = 20 \mu A$ $I_O = 20 \mu A$
V _{OL}	LOW level output voltage LD, PC _{nOUT}		0.15 0.16	0.26 0.26		0.33 0.33		0.4 0.4	V	4.5 6.0	V _{IH} or V _{IL}	I _O = 4.0 mA I _O = 5.2 mA
±I ₁	input leakage current SIG _{IN} , COMP _{IN}			3.0 7.0 18.0 30.0		4.0 9.0 23.0 38.0		5.0 11.0 27.0 45.0	μА	2.0 3.0 4.5 6.0	V _{CC} or GND	
±l _{OZ}	3-state OFF-state current PC2 _{OUT}			0.5		5.0		10.0	μΑ	6.0	V _{IH} or V _{IL}	V _O = V _{CC} or GND
R _I	input resistance SIG _{IN} , COMP _{IN}		800 250 150						kΩ	3.0 4.5 6.0	opera ΔV _I =	eelf-bias ting point; 0.5 V; see 0, 11 and 12

Phase-locked-loop with lock detector

74HC/HCT7046A

VCO section

Voltages are referenced to GND (ground = 0 V)

		T _{amb} (°C)								TEST CONDITIONS			
SYM-	DADAMETED				74HC	;			LINUT				
BOL	PARAMETER		+25		-40 t	:o +85	-40 t	o +125	UNIT	V _{CC}	Vı	OTHER	
		min.	typ.	max.	min.	max.	min.	max.		(,,			
V _{IH}	HIGH level input voltage INH	2.1 3.15 4.2	1.7 2.4 3.2		2.1 3.15 4.2		2.1 3.15 4.2		V	3.0 4.5 6.0			
V _{IL}	LOW level input voltage INH		1.3 2.1 2.8	0.9 1.35 1.8		0.9 1.35 1.8		0.9 1.35 1.8	V	3.0 4.5 6.0			
V _{OH}	HIGH level output voltage VCO _{OUT}	2.9 4.4 5.9	3.0 4.5 6.0		2.9 4.4 5.9		2.9 4.4 5.9		V	3.0 4.5 6.0	V _{IH} or V _{IL}	$-I_O = 20 \mu A$ $-I_O = 20 \mu A$ $-I_O = 20 \mu A$	
V _{OH}	HIGH level output voltage VCO _{OUT}	3.98 5.48	4.32 5.81		3.84 5.34		3.7 5.2		V	4.5 6.0	V _{IH} or V _{IL}	$-I_{O} = 4.0 \text{ mA}$ $-I_{O} = 5.2 \text{ mA}$	
V _{OL}	LOW level output voltage VCO _{OUT}		0 0 0	0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	V	3.0 4.5 6.0	V _{IH} or V _{IL}	$I_{O} = 20 \mu A$ $I_{O} = 20 \mu A$ $I_{O} = 20 \mu A$	
V _{OL}	LOW level output voltage VCO _{OUT}		0.15 0.16	0.26 0.26		0.33 0.33		0.4 0.4	V	4.5 6.0	V _{IH} or V _{IL}	I _O = 4.0 mA I _O = 5.2 mA	
V _{OL}	LOW level output voltage C1 _{A,} C1 _B (test purposes only)			0.40 0.40		0.47 0.47		0.54 0.54	V	4.5 6.0	V _{IH} or V _{IL}	I _O = 4.0 mA I _O = 5.2 mA	
±lı	input leakage current INH, VCO _{IN}			0.1		1.0		1.0	μА	6.0	V _{CC} or GND		
R1	resistor range	3.0 3.0 3.0		300 300 300					kΩ	3.0 4.5 6.0		note 1	
R2	resistor range	3.0 3.0 3.0		300 300 300					kΩ	3.0 4.5 6.0		note 1	
C1	capacitor range	40 40 40		no limit					pF	3.0 4.5 6.0			
V _{VCOIN}	operating voltage range at VCO _{IN}	1.1 1.1 1.1		1.9 3.4 4.9					V	3.0 4.5 6.0		over the range specified for R1; for linearity see Figs 18 and 19.	

Note

1. The parallel value of R1 and R2 should be more than 2.7 k Ω . Optimum performance is achieved when R1 and/or R2 are/is > 10 k Ω .

Phase-locked-loop with lock detector

74HC/HCT7046A

Demodulator section

Voltages are referenced to GND (ground = 0 V)

				Т	amb (°C	C)				TEST CONDITIONS		
CVMDOL	PARAMETER				74HC							
SYMBOL		+25		-40 to +85		-40 to +125		UNIT	V _{CC}	OTHER		
		min.	typ.	max.	min.	max.	min.	max.		(',		
R _S	resistor range	50 50 50		300 300 300					kΩ	3.0 4.5 6.0	at $R_S > 300 \text{ k}\Omega$ the leakage current can influence V_{DEMOUT}	
V _{OFF}	offset voltage VCO _{IN} to V _{DEMOUT}		±30 ±20 ±10						mV	3.0 4.5 6.0	V _I = V _{VCOIN} = 1/2 V _{CC} ; values taken over R _S range; see Fig.13	
R _D	dynamic output resistance at DEM _{OUT}		25 25 25						Ω	3.0 4.5 6.0	V _{DEMOUT} = 1/2 V _{CC}	

Phase-locked-loop with lock detector

74HC/HCT7046A

AC CHARACTERISTICS FOR 74HC

Phase comparator section

 $GND = 0 \text{ V; } t_r = t_f = 6 \text{ ns; } C_L = 50 \text{ pF}$

				Т	amb (°C	C)				TEST	CONDITIONS
SYMBOL	PARAMETER				74HC				UNIT		
STMBOL	PARAMETER	+25			-40 to +85		-40 to +125		UNIT	V _{CC} (V)	OTHER
		min.	typ.	max.	min.	max.	min.	max.		(-,	
t _{PHL} / t _{PLH}	propagation delay SIG _{IN} , COMP _{IN} to PC1 _{OUT}		58 21 17	200 40 34		250 50 43		300 60 51	ns	2.0 4.5 6.0	Fig.14
t _{PZH} / t _{PZL}	3-state output enable time SIG _{IN} , COMP _{IN} to PC2 _{OUT}		74 27 22	280 56 48		350 70 60		420 84 71	ns	2.0 4.5 6.0	Fig.15
t _{PHZ} /t _{PLZ}	3-state output disable time SIG _{IN} , COMP _{IN} to PC2 _{OUT}		96 35 28	325 65 55		405 81 69		490 98 83	ns	2.0 4.5 6.0	Fig.15
t _{THL} / t _{TLH}	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig.14
V _{I(p-p)}	AC coupled input sensitivity (peak-to-peak value) at SIG _{IN} or COMP _{IN}		9 11 15 33						mV	2.0 3.0 4.5 6.0	f _i = 1 MHz

VCO section

 $\mathsf{GND} = \mathsf{0} \; \mathsf{V}; \, \mathsf{t_r} = \mathsf{t_f} = \mathsf{6} \; \mathsf{ns}; \, \mathsf{C_L} = \mathsf{50} \; \mathsf{pF}$

	T _{amb} (°C)										TEST CONDITIONS
SYM-			74HC								
BOL	PARAMETER		+25		-40 t	o +85		40 -125	UNIT	V _{CC} (V)	OTHER
		min.	typ.	max.	typ.	max.	min.	max.			
Δf/T	frequency stability with temperature change				0.20 0.15 0.14				%/K	3.0 4.5 6.0	$V_I = V_{VCOIN} = 1/2 V_{CC}$; R1 = 100 k Ω ; R2 = ∞ ; C1 = 100 pF; see Fig.16
fo	VCO centre frequency (duty factor = 50%)	7.0 11.0 13.0	10.0 17.0 21.0						MHz	3.0 4.5 6.0	$V_{VCOIN} = 1/2 V_{CC};$ R1 = 3 k\O; R2 = \infty; C1 = 40 pF; see Fig.17
Δf_{VCO}	VCO frequency linearity		1.0 0.4 0.3						%	3.0 4.5 6.0	R1 = 100 kΩ; R2 = ∞; C1 = 100 pF; see Figs 18 and 19
δνςο	duty factor at VCO _{OUT}		50 50 50						%	3.0 4.5 6.0	

Phase-locked-loop with lock detector

74HC/HCT7046A

DC CHARACTERISTICS FOR 74HCT

Quiescent supply current

Voltages are referenced to GND (ground = 0 V)

			T _{amb} (°C)								ST CONDITIONS
SYMBOL	PARAMETER				74HC	Γ					
STIVIBUL	PARAWETER	+25			-40 to +85		-40 to +125		UNIT	V _{CC}	OTHER
		min.	typ.	max.	min.	max.	min.	max.		(',	
I _{CC}	quiescent supply current (VCO disabled)			8.0		80.0		160.0	μΑ	6.0	pins 3, 5 and 14 at V _{CC} ; pin 9 at GND; I _I at pins 3 and 14 to be excluded
Δl _{CC}	additional quiescent supply current per input pin for unit load coefficient is 1 (note 1) $V_I = V_{CC} - 2.1 \text{ V}$		100	360		450		490	μΑ	4.5 to 5.5	pins 3 and 14 at V _{CC} ; pin 9 at GND; I _I at pins 3 and 14 to be excluded

Note

1. The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given above. To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
INH	1.00

Phase-locked-loop with lock detector

74HC/HCT7046A

Phase comparator section

Voltages are referenced to GND (ground = 0 V)

		T _{amb} (°C)							TEST CONDITIONS			
SYM	PARAMETER —				74HC	74HCT					Vı	
BOL	TANAMETER	+25			-40 to +85		-40 to +125		UNIT	V _{CC}		OTHER
		min.	typ.	max	min.	max.	min.	max.				
V _{IH}	DC coupled HIGH level input voltage SIG _{IN} , COMP _{IN}	3.15	2.4						V	4.5		
V _{IL}	DC coupled LOW level input voltage SIG _{IN} , COMP _{IN}		2.1	1.35					V	4.5		
V _{OH}	HIGH level output voltage LD, PC _{nOUT}	4.4	4.5		4.4		4.4		V	4.5	V _{IH} or V _{IL}	$-I_{O} = 20 \mu\text{A}$
V _{OH}	HIGH level output voltage LD, PC _{nOUT}	3.98	4.32		3.84		3.7		V	4.5	V _{IH} or V _{IL}	$-I_O = 4.0 \text{ mA}$
V _{OL}	LOW level output voltage LD, PC _{nOUT}		0	0.1		0.1		0.1	V	4.5	V _{IH} or V _{IL}	Ι _Ο = 20 μΑ
V _{OL}	LOW level output voltage LD, PC _{nOUT}		0.15	0.26		0.33		0.4	V	4.5	V _{IH} or V _{IL}	I _O = 4.0 mA
±lı	input leakage current SIG _{IN} , COMP _{IN}			30		38		45	μА	5.5	V _{CC} or GND	
±l _{OZ}	3-state OFF-state current PC2 _{OUT}			0.5		5.0		10.0	μА	5.5	V _{IH} or V _{IL}	V _O = V _{CC} or GND
R _I	input resistance SIG _{IN} , COMP _{IN}		250						kΩ	4.5	opera ΔV _I =	self-bias ting point; 0.5 V; see Figs and 12

Phase-locked-loop with lock detector

74HC/HCT7046A

DC CHARACTERISTICS FOR 74HCT

VCO section

Voltages are referenced to GND (ground = 0 V)

				T _{amb} (°	°C)	Т		TEST CONDITIONS				
0.41001					74HC	Т						
SYMBOL	PARAMETER	+25			-40 t	to +85	-40 to +125		UNIT	V _{CC}	Vı	OTHER
		min.	typ.	max.	min.	max.	min.	max.		(*)		
V _{IH}	HIGH level input voltage INH	2.0	1.6		2.0		2.0		V	4.5 to 5.5		
V _{IL}	LOW level input voltage INH		1.2	0.8		0.8		0.8	V	4.5 to 5.5		
V _{OH}	HIGH level output voltage VCO _{OUT}	4.4	4.5		4.4		4.4		V	4.5	V _{IH} or V _{IL}	-I _O = 20 μA
V _{OH}	HIGH level output voltage VCO _{OUT}	3.98	4.32		3.84		3.7		V	4.5	V _{IH} or V _{IL}	$-I_{O} = 4.0 \text{ mA}$
V _{OL}	LOW level output voltage VCO _{OUT}		0	0.1		0.1		0.1	V	4.5	V _{IH} or V _{IL}	Ι _Ο = 20 μΑ
V _{OL}	LOW level output voltage VCO _{OUT}		0.15	0.26		0.33		0.4	V	4.5	V _{IH} or V _{IL}	I _O = 4.0 mA
V _{OL}	LOW level output voltage C1 _A , C1 _B (test purposes only)			0.40		0.47		0.54	V	4.5	V _{IH} or V _{IL}	I _O = 4.0 mA
±I _I	input leakage current INH, VCO _{IN}			0.1		1.0		1.0	μΑ	5.5	V _{CC} or GND	
R1	resistor range	3.0		300					kΩ	4.5		note 1
R2	resistor range	3.0		300					kΩ	4.5		note 1
C1	capacitor range	40		no limit					pF	4.5		
Vvcoin	operating voltage range at VCO _{IN}	1.1		3.4					V	4.5		over the range specified for R1; for linearity see Figs 18 and 19.

Note

1. The parallel value of R1 and R2 should be more than 2.7 k Ω . Optimum performance is achieved when R1 and/or R2 are/is > 10 k Ω .

Phase-locked-loop with lock detector

74HC/HCT7046A

Demodulator section

Voltages are referenced to GND (ground = 0 V)

	PARAMETER			Т	amb (°		TEST CONDITIONS				
OVMDOL		74HCT									
SYMBOL		+25			-40 to +85		-40 to +125		UNIT	V _{CC}	OTHER
		min.	typ.	max.	min.	max.	min.	max.		(•)	
R _S	resistor range	50		300					kΩ	4.5	at $R_S > 300 \ k\Omega$ the leakage current can influence V_{DEMOUT}
V _{OFF}	offset voltage VCO _{IN} to V _{DEMOUT}		±20						mV	4.5	$V_I = V_{VCOIN} = 1/2$ V_{CC} ; values taken over R _S range; see Fig.13
R _D	dynamic output resistance at DEM _{OUT}		25						Ω	4.5	$V_{DEMOUT} = 1/2 V_{CC}$

AC CHARACTERISTICS FOR 74HCT

Phase comparator section

 $GND = 0 \text{ V; } t_r = t_f = 6 \text{ ns; } C_L = 50 \text{ pF}$

						TEST CONDITIONS					
SYMBOL	PARAMETER				74HC	т			UNIT		
		+25			-40 to +85		-40 to +125			V _{CC} (V)	OTHER
		min.	typ.	max.	min.	max.	min.	max.		(*)	
t _{PHL} / t _{PLH}	propagation delay SIG _{IN} , COMP _{IN} to PC1 _{OUT}		21	40		50		60	ns	4.5	Fig.14
t _{PZH} / t _{PZL}	3-state output enable time SIG _{IN} , COMP _{IN} to PC2 _{OUT}		27	56		70		84	ns	4.5	Fig.15
t _{PHZ} / t _{PLZ}	3-state output disable time SIG _{IN} , COMP _{IN} to PC2 _{OUT}		35	65		81		98	ns	4.5	Fig.15
t _{THL} / t _{TLH}	output transition time		7	15		19		22	ns	4.5	Fig.14
V _{I(p-p)}	AC coupled input sensitivity (peak-to-peak value) at SIG _{IN} or COMP _{IN}		15						mV	4.5	f _i = 1 MHz

Phase-locked-loop with lock detector

74HC/HCT7046A

VCO section

 $GND = 0 \ V; \ t_r = t_f = 6 \ ns; \ C_L = 50 \ pF$

				1	amb (°0	_{amb} (°C)				TEST CONDITIONS		
CVMDOL	DADAMETED				74HC	UNIT						
SYMBOL	PARAMETER		+25			-40 to +85		-40 to +125		V _{CC}	OTHER	
		min.	typ.	max.	typ.	max.	min.	max.		(' /		
Δf/T	frequency stability with temperature change				0.15				%/K	4.5	$V_{I} = V_{COIN}$ within recommended range; R1 = 100 k Ω ; R2 = ∞ ; C1 = 100 pf; see Fig.16b	
f _o	VCO centre frequency (duty factor = 50%)	11.0	17.0						MHz	4.5	$\begin{aligned} &V_{VCOIN} = 1/2 \ V_{CC}; \\ &R1 = 3 \ k\Omega; \ R2 = \infty; \\ &C1 = 40 \ pF; \\ &see \ Fig.17 \end{aligned}$	
Δf _{VCO}	VCO frequency linearity		0.4						%	4.5	R1 = 100 k Ω ; R2 = ∞ ; C1 = 100 pF; see Figs 18 and 19	
δ_{VCO}	duty factor at VCO _{OUT}		50						%	4.5		

Phase-locked-loop with lock detector

74HC/HCT7046A

FIGURE REFERENCES FOR DC CHARACTERISTICS




Fig.10 Typical input resistance curve at SIG_{IN} , $COMP_{IN}$.




Fig.11 Input resistance at SIG_{IN}, COMP_{IN} with $\Delta V_I = 0.5~V$ at self-bias point.




Fig.12 Input current at SIG_{IN}, COMP_{IN} with $\Delta V_I = 0.5$ V at self-bias point.





Fig.13 Offset voltage at demodulator output as a function of VCO_{IN} and R_S.

Phase-locked-loop with lock detector


74HC/HCT7046A

AC WAVEFORMS



(1) HC : $V_M = 50\%$; $V_I = GND$ to V_{CC} .

Fig.14 Waveforms showing input (SIG_{IN} , $COMP_{IN}$) to output ($PC1_{OUT}$) propagation delays and the output transition times.







Philips Semiconductors


















Fig.16 Frequency stability of the VCO as a function of ambient temperature with supply voltage as a parameter. — without offset (R2 = ∞): (a) R1 = 3 k Ω ; (b) R1 = 10 k Ω ; (c) R1 = 300 k Ω . - - - with offset (R1 = ∞): (a) R2 = 3 k Ω ; (b) R2 = 10 k Ω ; (c) R2 = 300 k Ω .

In (b), the frequency stability for R1 = R2 = 10 k Ω at 5 V is also given (curve A). This curve is set by the total VCO bias current, and is not simply the addition of the two 10 k Ω stability curves. C1 = 100 pF; $V_{VCO\ IN}$ = 0.5 V_{CC} .

74HC/HCT7046A


AC WAVEFORMS



To obtain optimum temperature stability, C_1 must be a small as possible, but larger than 100 pF.

Fig.16 Continued.

Phase-locked-loop with lock detector



Phase-locked-loop with lock detector




Fig.18 Definition of VCO frequency linearity: $\Delta V = 0.5 \text{ V}$ over the V_{CC} range: for VCO linearity

$${f'}_0 \, = \, \frac{f_1 + f_2}{2}$$

linearity =
$$\frac{f'_0 - f_0}{f'_0} \times 100\%$$




Fig.19 Frequency linearity as a function of R1, C1 and V_{CC}: R2 = ∞ and Δ V = 0.5 V.

Phase-locked-loop with lock detector




Fig.20 Power dissipation versus the value of R1: $C_L = 50 \text{ pF}$; $R2 = \infty$; $V_{VCOIN} = 1/2 \text{ V}_{CC}$; $T_{amb} = 25 \text{ °C}$.




Fig.21 Power dissipation versus the value of R2: $C_L = 50 \, pF; \, R1 = \infty; \, V_{VCOIN} = GND = 0 \, V;$ $T_{amb} = 25 \, ^{\circ}C.$




Fig.22 Typical dc power dissipation of demodulator section as a function of R_S: R1 = R2 = ∞ ; T_{amb} = 25 °C; V_{VCOIN} = 1/2 V_{CC} .

Phase-locked-loop with lock detector

74HC/HCT7046A

APPLICATION INFORMATION

This information is a guide for the approximation of values of external components to be used with the 74HC/HCT7046 in a phase-lock-loop system.

References should be made to Figs 27, 28 and 29 as indicated in the table.

Values of the selected components should be within the following ranges:

R1 between 3 k Ω and 300 k Ω ; R2 between 3 k Ω and 300 k Ω ; R1 + R2 parallel value > 2.7 k Ω ; C1 greater than 40 pF.

SUBJECT	PHASE COMPARATOR	DESIGN CONSIDERATIONS
		VCO frequency characteristic
VCO frequency without extra offset	PC1, PC2	With R2 = ∞ and R1 within the range 3 k Ω < R1 < 300 k Ω , the characteristics of the VCO operation will be as shown in Fig. 23. (Due to R1, C1 time constant a small offset remains when R2 = ∞ .)
		fvco
		fo 2f due to 2f due to R1, C1 due to VCC VCO IN
		Fig. 23 Frequency characteristic of VCO operating without offset: $f_o = \text{centre frequency}$; $2f_L = \text{frequency lock range}$.
		Selection of R1 and C1
	PC1	Given f _o , determine the values of R1 and C1 using Fig.27.
	PC2	Given f_{max} and f_o , determine the values of R1 and C1 using Fig.27, use Fig.29 to obtain $2f_L$ and then use this to calculate f_{min} .


Phase-locked-loop with lock detector

SUBJECT	PHASE COMPARATOR	DESIGN CONSIDERATIONS			
		VCO frequency characteristic			
VCO frequency with extra offset	PC1, PC2	With R1 and R2 within the ranges 3 k Ω < R1 < 300 k Ω , 3 k Ω < R2 < 300 k Ω , the characteristics of the VCO operation will be as shown in Fig. 24.			
		formax fo			
		Fig. 24 Frequency characteristic of VCO operating with offset: f _o = centre frequency; 2f _L = frequency lock range.			
		Selection of R1, R2 and C1			
	PC1, PC2	Given f_0 and f_L , determine the value of product R1C1 by using Fig.29. Calculate f_{off} from the equation $f_{\text{off}} = f_0 - 1.6 f_L$. Obtain the values of C1 and R2 by using Fig.28. Calculate the value of R1 from the value of C1 and the product R1C1.			

Phase-locked-loop with lock detector

SUBJECT	PHASE COMPARATOR	DESIGN CONSIDERATIONS
PLL conditions	PC1	VCO adjusts to f_0 with $\phi_{DEMOUT} = 90^{\circ}$ and $V_{VCOIN} = 1/2$ V_{CC} (see Fig.6).
with no signal at the SIG _{IN} input	PC2	VCO adjusts to f_0 with $\phi_{DEMOUT} = -360^{\circ}$ and $V_{VCOIN} = min.$ (see Fig.8).
PLL frequency capture range	PC1, PC2	Loop filter component selection
		R3 F(jω) -1/ _τ -1/ _τ 7296053
		(a) τ = R3 x C2 (b) amplitude characteristic (c) pole-zero diagram Fig. 25 Simple loop filter for PLL without offset; R3 \geq 500 Ω .
		INPUT R4 OUTPUT $C2$ $m = \frac{R4}{R3+R4}$ $-1/_{T2} - 1/_{T3}$ 7298054
		(a) $\tau 1 = R3 \times C2$; (b) amplitude characteristic (c) pole-zero diagram $\tau 2 = R4 \times C2$; $\tau 3 = (R3 + R4) \times C2$ Fig. 26 Simple loop filter for PLL with offset; $R3 + R4 \geq 500 \Omega$.
PLL locks on	PC1	yes
harmonics at centre frequency	PC2	no
noise rejection at	PC1	high
signal input	PC2	low
AC ripple content	PC1	$f_r = 2f_i$, large ripple content at $\phi_{DEMOUT} = 90^\circ$
when PLL is locked	PC2	$f_r = f_i$, small ripple content at $\phi_{DEMOUT} = 0^\circ$

Phase-locked-loop with lock detector




⁽¹⁾ To obtain optimum VCO performance, C1 must be as small as possible but larger than 100 pF.

Fig.27 Typical value of VCO centre frequency (f_o) as a function of C1: R2 = ∞ ; V_{VCOIN} = 1/2 V_{CC} ; INH = GND; T_{amb} = 25 $^{\circ}$ C.

⁽²⁾ Interpolation for various values of R1 can be easily calculated because a constant R1C1 product will produce almost the same VCO output frequency.

74HC/HCT7046A

APPLICATION INFORMATION



⁽¹⁾ To obtain optimum VCO performance, C1 must be as small as possible but larger than 100 pF.

Fig.28 Typical value of frequency offset as a function of C1: R1 = ∞ ; V_{VCOIN} = 1/2 V_{CC} ; INH = GND; T_{amb} = 25 $^{\circ}C$.

⁽²⁾ Interpolation for various values of R2 can be easily calculated because a constant R2C2 product will produce almost the same VCO output frequency.




Fig.29 Typical frequency lock range (2f_L) versus the product R1C1: V_{VCOIN} range = 0.9 to (V_{CC} – 0.9) V; R2 = ∞ ; VCO gain:

$$\label{eq:KV} K_{V} \, = \, \frac{2 f_{L}}{V_{VCOIN} \; range} \; 2 \pi \; (r/s/V).$$

Phase-locked-loop with lock detector

74HC/HCT7046A


APPLICATION INFORMATION


Lock-detection circuit

The built-in lock-detection circuit will only work when used in conjunction with the phase comparator PC2. The lock-indication is derived from the phase error between SIG_{IN} and COMP_{IN}. The PC2 has a typical phase error of zero degrees over the entire VCO operating range. However, to remain in-lock the circuit requires some small adjustments. The variation is dependent on the loop parameters and back-lash time (typically 5 ns). Depending


on the application, the phase error can be defined as the limit, a phase error of greater magnitude would be considered out-of-lock. An example of an in-lock detection circuit using the "7046A" is shown in Fig.30.

If the PLL is in-lock, only very small pulses will come from the "up" or "down" connections of PC2. These pulses are filtered out by a RC network. A Schmitt trigger produces a steady state level, a HIGH level indicates an in-lock condition and a pulsed output indicates an out-of-lock condition as shown in Fig.31.





Phase-locked-loop with lock detector



Phase-locked-loop with lock detector

74HC/HCT7046A

The maximum permitted phase error must be defined, before t_{LD} can be defined using the following formula:


$$t_{LD} = \frac{\phi_{max}}{360} \times \frac{1}{f_{IN}}.$$

Using this calculated value in Fig.32, it is possible to define the value of C_{LD} , e.g. assuming the phase error is 36° and $f_{IN} = 2$ MHz:

$$t_{LD} \,=\, \frac{36\,^\circ}{360} \! \times \! \frac{1}{2 \; MHz} \,=\, 50 \; ns,$$

and using Fig.32, it can be seen that C_{LD} is 26 pF.

With the addition of one retriggerable monostable (e.g. "123", "423" or "4538") a steady state LOW and HIGH indication can be obtained, as shown in Fig.33.



74HC/HCT7046A

PLL design example

The frequency synthesizer, used in the design example shown in Fig.34, has the following parameters:

Output frequency: 2 MHz to 3 MHz

frequency steps : 100 kHz settling time : 1 ms overshoot : < 20%

The open-loop gain is H (s) x G (s) = $K_p \times K_f \times K_o \times K_n$.

Where:

K_p = phase comparator gain

K_f = low-pass filter transfer gain

 $K_0 = K_v/s VCO gain$

 $K_n = 1/n$ divider ratio

The programmable counter ratio K_n can be found as follows:

$$N_{min.} = \frac{f_{out}}{f_{step}} = \frac{2 \text{ MHz}}{100 \text{ kHz}} = 20$$

$$N_{max.} = \frac{f_{out}}{f_{step}} = \frac{3 \text{ MHz}}{100 \text{ kHz}} = 30$$

The VCO is set by the values of R1, R2 and C1, R2 = 10 k Ω (adjustable). The values can be determined using the information in the section "DESIGN CONSIDERATIONS".

With $f_0 = 2.5$ MHz and $f_L = 500$ kHz this gives the following values ($V_{CC} = 5.0$ V):

 $R1 = 10 \text{ k}\Omega$

 $R2 = 10 \text{ k}\Omega$

C1 = 500 pF

The VCO gain is:

$$K_V = \frac{2f_L \times 2 \times \pi}{0.9 - (V_{CC} - 0.9)} = \frac{1 \text{ MHz}}{3.2} \times 2\pi \approx 2 \times 10^6 \text{ r/s/v}$$

The gain of the phase comparator is:

$$K_p = \frac{V_{CC}}{4 \times \pi} = 0.4 \text{ V/r}.$$

The transfer gain of the filter is given by:

$$K_f = \frac{1 + \tau_2 s}{1 + (\tau_1 + \tau_2) s}$$

Where:

$$\tau_1 = R3C2$$
 and $\tau_2 = R4C2$.

The characteristics equation is:

$$1 + H(s) \times G(s) = 0.$$

This results in:

$$s^2 + \frac{1 + K_p \times K_v \times K_n \times \tau_2}{(\tau_1 + \tau_2)} \ s \ + \frac{K_p \times K_v \times K_n}{(\tau_1 + \tau_2)} \ = \ 0.$$

The natural frequency ω_n is defined as follows:

$$\boldsymbol{\omega}_n \; = \; \sqrt{\frac{\boldsymbol{K}_p \times \boldsymbol{K}_v \times \boldsymbol{K}_n}{(\boldsymbol{\tau}_1 + \boldsymbol{\tau}_2)}} \, . \label{eq:omega_n}$$

and the damping value ζ is defined as follows:

$$\zeta \, = \, \frac{1}{2\omega_n} \times \frac{1 + K_p \times K_v \times K_n \times \tau_2}{\tau_1 + \tau_2}. \label{eq:zeta}$$

The overshoot and settling time percentages are now used to determine ω_n . From Fig.35 it can be seen that the damping ratio $\zeta=0.8$ will produce an overshoot of less than 20% and settle to within 5% at $\omega_n t=4.5$. The required settling time is 1 ms. This results in:

$$\omega_n = \frac{5}{t} = \frac{5}{0.001} = 5 \times 10^3 \text{ r/s}.$$

Rewriting the equation for natural frequency results in:

$$(\tau_1 + \tau_2) \ = \ \frac{K_p \times K_v \times K_n}{\omega_n^2}. \label{eq:tau_point}$$

The maximum overshoot occurs at N_{max}.:

$$(\tau_1 + \tau_2) \ = \frac{0.4 \times 2 \times 10^6}{5000^2 \times 30} = \ 0.0011 \ s.$$

When C2 = 470 nF, then


$$R4 \,=\, \frac{(\tau_1 + \tau_2)\,\times 2 \times \omega_n \times \zeta - 1}{K_n \times K_v \times K_n} \,=\, 790~\Omega. \label{eq:R4}$$

R3 is calculated using the damping ratio equation:

$$R3 = \frac{\tau_1}{C2} - R4 = 2 k\Omega.$$

Phase-locked-loop with lock detector


74HC/HCT7046A



Note

For an extensive description and application example please refer to application note ordering number 9398 649 90011.


Also available a computer design program for PLL's ordering number 9398 961 10061.



Since the output frequency is proportional to the VCO control voltage, the PLL frequency response can be observed with an oscilloscope by monitoring pin 9 of the VCO. The average frequency response, as calculated by the Laplace method, is found experimentally by smoothing this voltage at pin 9 with a simple RC filter, whose time constant is long compared to the phase detector sampling rate but short compared to the PLL response time.

Phase-locked-loop with lock detector

74HC/HCT7046A



PACKAGE OUTLINES

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".