## DATA SHEETT

## ABT22V10A5, A7

5V high-speed universal PLD device with live insertion capability

Product specification
1996 Dec 16
IC13 Data Handbook

PHILIPS

# 5V high-speed universal PLD device with live insertion capability 

## DESCRIPTION

The ABT22V10A is a versatile PAL® device fabricated on Philips BiCMOS process known as QUBiC.

The QUBiC process produces very high speed, 5 volt devices (5.0ns) which have excellent noise immunity. The ground bounce of an output held low while the 9 remaining outputs are switching is less than 1.0 V (typical).
The ABT22V10A outputs are designed to support Live Insertion/Extraction into powered-up systems. The output is specially designed so that during $\mathrm{V}_{\mathrm{CC}}$ ramp, the output remains 3 -Stated until $\mathrm{V}_{\mathrm{CC}} \approx 2.1 \mathrm{~V}$. At that time, the outputs become fully functional, depending upon device inputs. (See DC Electrical Characteristics, Symbol IPU/PD, Page 4).

The ABT family of devices have virtually no ground bounce- less than 1.0 volts $\mathrm{V}_{\mathrm{OLP}}$, measured on an unswitched output ( 9 remaining outputs switching, each with a 50 pF load tied to ground).
The ABT family of devices has been designed with high drive outputs ( 48 mA sink and 16 mA source currents), which allow for direct connection to a backplane bus. This feature eliminates the need for additional, standalone bus drivers, which are traditionally required to boost the drive of a standard 16/-4mA PLDs.
Philips has developed a new means of testing the integrity of fuses, both blown and intact fuses, which insures that all the fuses have been correctly programmed and that each and every fuse-whether "blown" or "intact"-is at the appropriate and optimal fuse resistance. This dual verify scheme represents a significant improvement over single reference voltage comparison schemes that have been used for bipolar devices since the late 1980's.

The ABT22V10A uses the familiar AND/OR logic array structure, which allows direct implementation of sum-of-products equations.

This device has a programmable AND array, which drives a fixed OR array. The OR sum-of-products feeds an "Output Macro Cell" (OMC) that can be individually configured as a dedicated input, a combinatorial output, or a registered output with internal feedback.

## FEATURES

- Fastest 5V 22V10
- Low ground bounce (<1.0V typical)
- Live insertion/extraction permitted
- High output drive capability: $48 \mathrm{~mA} /-16 \mathrm{~mA}$
- Varied product term distribution with up to 16 product terms per output for complex functions
- Metastable hardened flip-flops
- Programmable output polarity
- Design support provided for third party CAD development and programming hardware
- Improved fuse verification circuitry increases reliability


## PIN CONFIGURATIONS



PIN LABEL DESCRIPTIONS

| SYMBOL | FUNCTION |
| :--- | :--- |
| I1-I11 | Dedicated Input |
| F0 - F9 | Macro Cell Input/Output |
| CLK/I0 | Clock Input/Dedicated Input |
| VCC | Supply Voltage |
| GND | Ground |

## ORDERING INFORMATION

| DESCRIPTION | ORDER CODE | DRAWING NUMBER |
| :---: | :---: | :---: |
| 28 -Pin Plastic Leaded Chip Carrier | ABT22V10A5A | (5ns device) |
|  | ABT22V10A7A | $(7.5 \mathrm{~ns}$ device $)$ |

[^0]
## 5V high-speed universal PLD device with live insertion capability

ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| SYMBOL | PARAMETER | RATINGS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage ${ }^{2}$ | -0.5 | +7.0 | $\mathrm{V}_{\mathrm{DC}}$ |
| $\mathrm{V}_{\text {IN }}$ | Input voltage ${ }^{2}$ | -1.2 | $\mathrm{V}_{\text {CC }}+0.5$ | $\mathrm{V}_{\mathrm{DC}}$ |
| $\mathrm{V}_{\text {OUT }}$ | Output voltage | -0.5 | $\mathrm{V}_{\mathrm{CC}}+0.5$ | $\mathrm{V}_{\mathrm{DC}}$ |
| $\mathrm{I}_{\mathrm{N}}$ | Input currents | -30 | +30 | mA |
| Iout | Output currents |  | +100 | mA |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature range | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |

NOTES:

1. Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.
2. Except in programming mode.

OPERATING RANGES

| SYMBOL | PARAMETER | RATINGS |  | UNIT |
| :--- | :--- | :---: | :---: | :---: |
|  |  | MIN | MAX |  |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage | +4.75 | +5.25 | $\mathrm{~V}_{\mathrm{DC}}$ |
| $\mathrm{T}_{\text {amb }}$ | Operating free-air temperature | 0 | +75 | ${ }^{\circ} \mathrm{C}$ |

THERMAL RATINGS

| TEMPERATURE |  |
| :--- | :---: |
| Maximum junction | $150^{\circ} \mathrm{C}$ |
| Maximum ambient | $75^{\circ} \mathrm{C}$ |
| Allowable thermal rise ambient to junction | $75^{\circ} \mathrm{C}$ |

## VOLTAGE WAVEFORM



MEASUREMENTS:
All circuit delays are measured at the +1.5 V level of
inputs and outputs, unless otherwise specified.
Input Pulses

TEST LOAD CIRCUIT


## 5 V high-speed universal PLD device with live insertion capability

DC ELECTRICAL CHARACTERISTICS
Over operating ranges.

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{1}$ |  | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | MAX |  |
| Input voltage |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | Low | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$ |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$ |  | 2.0 |  | V |
| $\mathrm{V}_{1}$ | Clamp | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| Output voltage |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} \\ & \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-32 \mathrm{~mA}$ | 2.0 |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-16 \mathrm{~mA}$ | 2.4 |  | V |
| Vol | Low-level output voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} \\ & \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{loL}=48 \mathrm{~mA}$ |  | 0.5 | V |
| Input current |  |  |  |  |  |  |
| $\begin{aligned} & \hline \mathrm{I}_{\mathrm{LL}} \\ & \mathrm{I}_{\mathrm{H}} \\ & \mathrm{I}_{1} \end{aligned}$ | Low <br> High <br> Max input current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{~V}_{\mathrm{IN}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{~V}_{\mathrm{IN}}=2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{~V}_{\mathrm{IN}}=5.5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} \hline-10 \\ 10 \\ 20 \end{gathered}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| Output current |  |  |  |  |  |  |
| IPU/PD | Power-up/down 3-State output current ${ }^{4}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}<2.1 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}} ; \\ & \mathrm{V}_{\mathrm{I}}=\mathrm{GND} \text { or } \mathrm{V}_{\mathrm{CC}} ; \mathrm{OE} / \mathrm{OE}=\mathrm{X} \end{aligned}$ |  |  | 50 | $\mu \mathrm{A}$ |
|  | Output leakage ${ }^{2}$ <br> Output leakage ${ }^{2}$ <br> Short circuit ${ }^{3}$ | $V_{C C}=\mathrm{MAX}$ |  |  |  |  |
| $\mathrm{I}_{\mathrm{OzH}}$ <br> lozL <br> Isc |  | $\begin{gathered} \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }} \text { or } \mathrm{V}_{\text {IH }}, \mathrm{V}_{\text {OUT }}=2.7 \mathrm{~V} \\ \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IL }} \text { or } \mathrm{V}_{\text {IH }}, \mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V} \\ \mathrm{~V}_{\text {OUT }}=0.5 \mathrm{~V} \end{gathered}$ |  | -30 | $\begin{gathered} 20 \\ -20 \\ -220 \end{gathered}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> mA |
| ICC | $\mathrm{V}_{\mathrm{CC}}$ supply current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$, Outp | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND; $\mathrm{I}_{\mathrm{O}}=0$ |  | 200 | mA |
| Ground Bounce |  |  |  | TYP | MAX | UNIT |
| Volp | Minimum dynamic $\mathrm{V}_{\mathrm{OH}}{ }^{5}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, 25^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \text { (including jig capacitance) } \\ \hline \end{gathered}$ |  | 1.0 | 1.2 | V |

## NOTES:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
2. I/O pin leakage is the worst case of lozx or $l_{\mathrm{IX}}$ (where $X=H$ or $L$ ).
3. No more than one output should be tested at a time. Duration of the short-circuit test should not exceed one second. $\mathrm{V}_{\mathrm{OUT}}=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
4. This parameter is valid for any $\mathrm{V}_{\mathrm{C}}$ between 0 V and 1.2 V with a transition time up to 10 mS . From $\mathrm{V}_{\mathrm{CC}}=1.2$ to $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 0.25 \mathrm{~V}$ a transition time of $100 \mu \mathrm{~S}$ is permitted. $\mathrm{X}=$ Don't care
5. Guaranteed by design, but not tested. Measured holding one output (the output under test) Low and simultaneously switching all remianing output from a High to a Low state. Switch S1 is closed; 50 pF load.

## 5V high-speed universal PLD device with live insertion capability

## AC ELECTRICAL CHARACTERISTICS ${ }^{1}$

$4.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.25 \mathrm{~V} ; 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{amb}} \leq+75^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | TEST CONDITIONS |  | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | ABT22V10A5 |  |  | ABT22V10A7 |  |  |  |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $t_{\text {PD }}$ | Input or feedback to non-registered output ${ }^{2}$ | Active-LOW |  | 2.0 | 4.5 | 5.0 | 2.0 | 6.0 | 7.5 | ns |
|  |  | Active-HIGH |  | 2.0 | 4.5 | 5.0 | 2.0 | 6.0 | 7.5 | ns |
| $t_{S}$ | Setup time from input or SP to Clock |  |  | 2.0 | 1.3 |  | 3.5 | 3.0 |  | ns |
| ${ }_{\text {tSIO }}$ | Setup time from feedback to Clock |  |  | 2.25 | 1.5 |  | 3.5 | 3.0 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold time |  |  | 0 |  |  | 0 |  |  | ns |
| ${ }^{\text {tSKEWR }}$ | Skew between registered outputs 4,7 |  |  |  |  | 1.0 |  |  | 1.0 | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock to output |  |  | 2.0 | 3.5 | 4.0 | 2.0 | 4.5 | 5.5 | ns |
| $\mathrm{t}_{\mathrm{CF}}$ | Clock to feedback ${ }^{3}$ |  |  |  | 2.0 | 4.0 |  | 3.0 | 5.0 | ns |
| $t_{\text {AR }}$ | Asynchronous Reset to registered output |  |  |  |  | 10.0 |  |  | 10.0 | ns |
| $\mathrm{t}_{\text {ARW }}$ | Asynchronous Reset width |  |  | 6.0 |  |  | 7.5 |  |  | ns |
| $\mathrm{t}_{\text {ARR }}$ | Asynchronous Reset recovery time |  |  | 4.0 |  |  | 5.5 |  |  | ns |
| ${ }^{\text {t SPR }}$ | Synchronous Preset recovery time |  |  | 4.5 |  |  | 5.0 |  |  | ns |
| $t_{\text {WL }}$ | Width of Clock LOW |  |  | 2.0 |  |  | 3.0 |  |  | ns |
| twh | Width of Clock HIGH |  |  | 2.0 |  |  | 3.0 |  |  | ns |
| $\mathrm{f}_{\text {MAX }}$ | Maximum frequency; External feedback $1 /\left(\mathrm{t}_{\mathrm{s}}+\mathrm{t}_{\mathrm{co}}\right)^{4}$ |  |  | 167 | 208 |  | 111 | 133 |  | MHz |
|  | Maximum frequency; Internal feedback $1 /\left(\mathrm{t}_{\mathrm{S}}+\mathrm{t}_{\mathrm{CF}}\right)^{4}$ |  |  | 167 | 303 |  | 125 | 166 |  | MHz |
| $\mathrm{t}_{\mathrm{E} A}$ | Input to Output Enable ${ }^{5}$ |  |  |  |  | 8.0 |  |  | 8.0 | ns |
| $t_{\text {ER }}$ | Input to Output Disable ${ }^{5}$ |  |  |  |  | 7.5 |  |  | 7.5 | ns |
| Capacitance ${ }^{6}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance (Pin 2) | $\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} \\ \mathrm{f}=1 \mathrm{MHz} \end{gathered}$ |  | 8 |  |  | 8 |  | pF |
|  | Input Capacitance (Others) | $\mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ |  |  | 4 |  |  | 4 |  | pF |
| Cout | Output Capacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V}$ |  |  | 8 |  |  | 8 |  | pF |

## NOTES

1. Test Conditions: $\mathrm{R}_{1}=300 \Omega, \mathrm{R}_{2}=390 \Omega$
2. $t_{\text {PD }}$ is tested with switch $\mathrm{S}_{1}$ closed and $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (including jig capacitance). $\mathrm{V}_{\mathrm{IH}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{T}}=1.5 \mathrm{~V}$.
3. Calculated from measured $\mathrm{f}_{\mathrm{MAX}}$ internal.
4. These parameters are not $100 \%$ tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
5. For 3-State output; output enable times are tested with $C_{L}=50 \mathrm{pF}$ to the 1.5 V level, and $\mathrm{S}_{1}$ is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$. High-to-High impedance tests are made to an output voltage of $\mathrm{V}_{\mathrm{T}}=\left(\mathrm{V}_{\mathrm{OH}}-0.5 \mathrm{~V}\right)$ with $\mathrm{S}_{1}$ open, and Low-to-High impedance tests are made to the $\mathrm{V}_{\mathrm{T}}=\left(\mathrm{V}_{\mathrm{OL}}+0.5 \mathrm{~V}\right)$ level with $\mathrm{S}_{1}$ closed.
6. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
7. Skew is measured with all outputs switching in the same direction.

5 V high-speed universal PLD device with live insertion capability

## PRODUCT FEATURES

## Low Ground Bounce

The Philips Semiconductors BiCMOS QUBiC process produces exceptional noise immunity. The typical ground bounce, with 9 outputs simultaneously switching and the 10th output held low, is less than 1.0 V . $\mathrm{V}_{\text {OLP }}$ is tested by holding one output (the output uncer test) in the Low state and then simultaneously switching all remaining outputs from a High to a Low state (each output is loaded with 50 pF ). The maximum peak voltage on the output under test is guaranteed to be less than 1.2 Volts.

## Live Insertion/Extraction Capability

There are some inherent problems associated with inserting or extracting an unpowered module from a powered-up, active system. The ABT22V10A outputs have been designed such that any chance of bus contention, glitching or clamping is eliminated.

Detailed information on this feature is provided in an application note AN051: Philips PLDs Support Live Insertion Applications.

## Improved Fuse Verification Circuitry Increases Reliability

Philips has developed a new means of testing the integrity of fuses, both blown and intact fuses, which insures that all the fuses have been correctly programmed and that each and every fuse - whether "blown" or "intact" - is at the appropriate and optimal fuse resistance. This dual verify scheme represents a significant improvement over single reference voltage comparisons schemes that have been used for bipolar devices since the late 1980s Detailed information on this feature is provided in an application note entitled Dual Verify Technique Increases Reliability of PLDs.

## Programmable 3-stage Outputs

Each output has a 3-Stage output buffer with 3-State control. A product term controls the buffer, allowing enable and disable to be a function of any product of device inputs or output feedback. The combinatorial output provides a bidirectional I/O pin, and may be configured as a dedicated input if the buffer is always disabled.

## Programmable Output Polarity

The polarity of each macro cell output can be Active-HIGH or Active-LOW, either to match output signal needs or to reduce product terms. Programmable polarity allows Boolean expressions to be written in their most compact form (true or inverted), and the output can still be of the desired polarity. It can also save "DeMorganizing" efforts
Selection is controlled by programmable bit $\mathrm{S}_{0}$ in the Output Macro Cell, and affects both registered and combinatorial outputs. Selection is automatic, based on the design specification and pin definitions. If the pin definition and output equation have the same polarity, the output is programmed to be Active-HIGH $\left(\mathrm{S}_{0}=1\right)$.

## Preset/Reset

For initialization, the ABT22V10A has additional Preset and Reset product terms. These terms are connected to all registered outputs. When the Synchronous Preset (SP) product term is asserted high, the output registers will be loaded with a HIGH on the next LOW-to-HIGH clock transition. When the Asynchronous Reset (AR) product term is asserted high, the output registers will be immediately loaded with a LOW, independent of the clock.

Note that Preset and Reset control the flip-flop, not the output pin. The output level is determined by the output polarity selected.

## Power-Up Reset

All flip-flops power-up to a logic LOW for predictable system initialization. Outputs of the ABT22V10A will depend on the programmed output polarity. The $\mathrm{V}_{\mathrm{CC}}$ rise must be monotonic and the reset delay time is $1-10 \mu \mathrm{~s}$ maximum.

## Security Fuse

After programming and verification, ABT22V10A designs can be secured by programming the security fuse link. Once programmed, this fuse defeats readback of the internal programmed pattern by a device programmer, securing proprietary designs from competitors. When the security fuse is programmed, the array will read as if every fuse is programmed.

## Quality and Testability

The ABT22V10A offers a very high level of built-in quality. Extra programmable fuses provide a means of verifying performance of all AC and DC parameters. In addition, this verifies programmability and functionality of the device to provide the highest programming and post-programming functional yields.

## Technology

The BiCMOS ABT22V10A is fabricated with the Philips Semiconductors process known as QUBiC. QUBiC combines an advanced, state-of-the-art $1.0 \mu \mathrm{~m}$ (drawn feature size) CMOS process with an ultra fast bipolar process to achieve superior speed and drive capabilities. QUBiC incorporates three layers of $\mathrm{Al} / \mathrm{Cu}$ interconnects for reduced chip size, and our proven Ti-W fuse technology ensures highest programming yields.

## Programming

The ABT22V10A is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Philips Semiconductors SNAP design software package. ABELTM CUPL $^{\text {TM }}$ and PALASM® 90 design software packages also support the ABT22V10A architecture.
All packages allow Boolean and state equation entry formats, SNAP, ABEL and CUPL also accept, as input, schematic capture format

## Output Register Preload

The register on the ABT22V10A can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery. The procedure for preloading follows:

1. Raise $\mathrm{V}_{\mathrm{CC}}$ to $5.0 \mathrm{~V} \pm 0.25 \mathrm{~V}$.
2. Set pin 2 or 3 to $\mathrm{V}_{\mathrm{HH}}$ to disable outputs and enable preload.
3. Apply the desired value ( $\mathrm{V}_{\text {ILP }} / \mathrm{V}_{\mathrm{IHP}}$ ) to all registered output pins. Leave combinatorial output pins floating.
4. Clock Pin 1 from $V_{\text {ILP }}$ to $V_{\text {IHP }}$.
5. Remove $\mathrm{V}_{\mathrm{ILP}} / \mathrm{V}_{\text {IHP }}$ from all registered output pins.
6. Lower pin 2 or 3 to $\mathrm{V}_{\text {ILP }}$.
7. Enable the output registers according to the programmed pattern.
8. Verify $\mathrm{V}_{\mathrm{OL}} / \mathrm{V}_{\mathrm{OH}}$ at all registered output pins. Note that the output pin signal will depend on the output polarity.
[^1]
## 5V high-speed universal PLD device with live insertion capability

## Metastable Characteristics

Philips provides complete data on the ABT22V10A5's metastable characteristics. While the ABT22V10A5 does not employ Philips patented metastable immune flip-flop, its metastabel characteristics are still quite favorable relative to competitive devices. For information on metastable immune PLDs, refer to the datasheets for the ABT22V10-7 for 5 V applications or the LVT22V10-7 for 3.3V designs.

## Design Example

Suppose a designer wants to use the ABT22V10A5 for synchronizing asynchronous data that is arriving at 10 MHz (as measured by a frequency counter), in a 5 V system that has a clock frequency of 50 MHz , at an ambient temperature of $25^{\circ} \mathrm{C}$. The next device in the sytem samples the output fo the ABT22V10A5 5.5ns after the clock edge to ensure that any metastable conditions that occur have time to resolve to the correct state. The MTBF for this situatio can be calcuclated by using the equation below:

In this formula, $F_{C}$ is the frequency of the clock, $F_{1}$ is the average input event frequency, and $\mathrm{t}^{\prime}$ is the time after the clock pulse that the output is sampled ( $\mathrm{t}^{\prime}>\mathrm{T}_{\mathrm{CO}}$ ). $\mathrm{T}_{0}$ and $\tau$ are device parameters provided by the semiconductor manufacturer (refer to Table 1 for the ABT22V10A5 metastability specifications). $\mathrm{T}_{0}$ and $\tau$ are derived from tests and can be most nearly be defined as follows: $\tau$ is a function of the rate at which a latch in a metastable state resolves that condition. $T_{0}$ is a function of the measurement of the propensity of a latch to enter a metastable state. $\mathrm{T}_{0}$ is also a normalization constant which is a very strong function of the normal propagation dely of the device.

In this situation, the $F_{1}$ will be twice that data frequency, or 20 MHz , because input events consist of both low and high transitions. Thus in this case $F_{C}$ is $50 \mathrm{MHz}, F_{1}$ is $20 \mathrm{MHz}, \tau$ is $85.6 \mathrm{ps}, \mathrm{t}^{\prime}$ is 5.5 ns , and $\mathrm{T}_{0}$ is 4.55 seconds. Using the above formula, the actual MTBF for this situation is $1.76 \times 10^{12}$ seconds, or 55,889 years for the ABT22V10A5.

$$
\text { MTBF }=\mathrm{e}\left(\mathrm{t}^{\prime} / \tau\right) / \mathrm{T}_{0} \mathrm{~F}_{\mathrm{C}} \mathrm{~F}_{1}
$$

Table 1. Typical Values for $\tau$ and $\mathrm{T}_{0}$ at various $\mathrm{V}_{\mathrm{Cc}}$ 's and Temperatures

| $\mathbf{V}_{\mathbf{C C}}$ | $\mathbf{0}^{\circ} \mathbf{C}$ |  | $+\mathbf{2 5}{ }^{\circ} \mathbf{C}$ |  | $\boldsymbol{+ 7 5}{ }^{\circ} \mathbf{C}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\tau$ | $\mathbf{T}_{\mathbf{0}}$ | $\tau$ | $\mathbf{T}_{\mathbf{0}}$ | $\tau$ | $\mathbf{T}_{\mathbf{0}}$ |
| 5.25 V | 72.00 ps | $7.20 \mathrm{E}+01$ | 96.70 ps | $4.59 \mathrm{E}-01$ | 105.00 ps | $1.43 \mathrm{E}-01$ |
| 5.00 V | 72.80 ps | $2.06 \mathrm{E}+02$ | 85.60 ps | $4.55 \mathrm{E}+00$ | 100.00 ps | $8.37 \mathrm{E}-01$ |
| 4.75 V | 68.70 ps | $9.97 \mathrm{E}+03$ | 81.70 ps | $4.85 \mathrm{E}+01$ | 99.80 ps | $1.29 \mathrm{E}+00$ |

5V high-speed universal PLD device with live insertion capability

LOGIC DIAGRAM


## 5V high-speed universal PLD device with live insertion capability

FUNCTIONAL DIAGRAM


Figure 1. Functional Diagram

## FUNCTIONAL DESCRIPTION

The ABT22V10A allows the systems engineer to implement the design on-chip, by opening fuse links to configure AND and OR gates within the device, according to the desired logic function.

Product terms with all fuses opened assume the logical HIGH state; product terms connected to both True and Complement of any single input assume the logical LOW state.
The ABT22V10A has 12 inputs and 10 I/O Macro Cells (Figure 1). The Macro Cell allows one of four potential output configurations,
registered output or combinatorial I/O, Active-HIGH or Active-LOW (see Figure 2). The configuration choice is made according to the user's design specification and corresponding programming of the configuration bits $\mathrm{S}_{0}-\mathrm{S}_{1}$. Multiplexer controls are connected to ground ( 0 ) through a programmable fuse link, selecting the " 0 " path through the multiplexer. Programming the fuse disconnects the control line from GND and it floats to $\mathrm{V}_{\mathrm{CC}}$ (1), selecting the " 1 " path.

OUTPUT MACRO CELL


Figure 2. Output Macro Cell Logic Diagram


Figure 3. Output Macro Cell Configurations

## Registered Output Configuration

Each Macro Cell of the ABT22V10A includes a D-type flip-flop for data storage and synchronization. The flip-flop is loaded on the LOW-to-HIGH transition of the clock input. In the registered configuration $\left(S_{1}=0\right)$, the array feedback is from $\bar{Q}$ of the flip-flop.

## Combinatorial I/O Configuration

Any Macro Cell can be configured as combinatorial by selecting the multiplexer path that bypasses the flip-flop $\left(S_{1}=1\right)$. In the combinatorial configuration, the feedback is from the pin.

## Variable Input/Output Pin Ratio

The ABT22V10A has twelve dedicated input lines, and each Macro Cell output can be an I/O pin. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity.

## 5 V high-speed universal PLD device with live insertion capability

## SWITCHING WAVEFORMS

$\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$.
Input pulse amplitude 0V to 3.0 V .
Input rise and fall times 1.5 ns max.


5 V high-speed universal PLD device with live insertion capability
"AND" ARRAY - (I, B)


NOTE:

1. This is the initial state.

PRELOAD SET-UP

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  | MIN | REC | MAX |  |



## 5V high-speed universal PLD device with live insertion capability

## POWER-UP RESET

The power-up reset feature ensures that all flip-flops will be reset to LOW after the device has been powered up. The output state will depend on the programmed pattern. This feature is valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation
of the power-up reset and the wide range of ways $\mathrm{V}_{\mathrm{CC}}$ can rise to its steady state, two conditions are required to ensure a valid power-up reset. These conditions are:

1. The $\mathrm{V}_{\mathrm{CC}}$ rise must be monotonic.
2. Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

|  | PARAMETER | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| SYMBOL |  | MIN | MAX |  |
| $t_{\text {PR }}$ | Power-up Reset Time |  | 1 | $\mu \mathrm{s}$ |
| ts | Input or Feedback Setup Time | See AC Electrical Characteristics |  |  |
| $t_{\text {WL }}$ | Clock Width LOW |  |  |  |  |



## OTHER PHILIPS 22V10 DEVICES

Philips offers a complete family of 22 V 10 devices, addressing a wide variety of design applications. This Features Matrix summarizes the basic features of each specific device.

PHILIPS 22V10 FEATURES MATRIX

|  | PL22V10-10/-15 | LVT22V10-7 | ABT22V10-7 | ABT22V10A5 | ABT22V10A7 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating supply voltage | +4.75 to +5.25V | +3.0 to +3.6V ${ }^{1}$ | +4.75 to +5.25 V | +4.75 to +5.25V | +4.75 to +5.25 V |
| Live Insertion | No | Yes | No | Yes | Yes |
| Dual Verify | No | Yes | No | Yes | Yes |
| Metastability | No | Hardened | Immune | No | No |
| Source Drive Capability | $\begin{gathered} 4 \mathrm{~mA} \\ \left(\mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}\right) \end{gathered}$ | $\begin{gathered} 16 \mathrm{~mA} \\ \left(\mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}\right) \end{gathered}$ | $\begin{gathered} 16 \mathrm{~mA} \\ \left(\mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}\right) \end{gathered}$ | $\begin{gathered} 16 \mathrm{~mA} \\ \left(\mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}\right) \end{gathered}$ | $\begin{gathered} 16 \mathrm{~mA} \\ \left(\mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}\right) \end{gathered}$ |
| Sink Drive Capability | $\begin{gathered} 16 \mathrm{~mA} \\ \left(\mathrm{~V}_{\mathrm{OL}}=0.5 \mathrm{~V}\right) \end{gathered}$ | $\begin{gathered} 32 \mathrm{~mA} \\ \left(\mathrm{~V}_{\mathrm{OL}}=0.5 \mathrm{~V}\right) \end{gathered}$ | $\begin{gathered} 48 \mathrm{~mA} \\ \left(\mathrm{~V}_{\mathrm{OL}}=0.5 \mathrm{~V}\right) \end{gathered}$ | $\begin{gathered} 48 \mathrm{~mA} \\ \left(\mathrm{~V}_{\mathrm{OL}}=0.5 \mathrm{~V}\right) \end{gathered}$ | $\begin{gathered} 48 \mathrm{~mA} \\ \left(\mathrm{~V}_{\mathrm{OL}}=0.5 \mathrm{~V}\right) \end{gathered}$ |
| Low Ground Bounce | No | Yes | Yes | Yes | Yes |
| Package Availability: <br> Plastic Dual In-Line (N) <br> Plastic Leaded Chip Carrier (A) <br> Plastic Small Outline Large (D) | $\begin{aligned} & 24-\text { Pin } \\ & 24-\text { Pin } \\ & 24-\text { Pin } \end{aligned}$ | $\begin{aligned} & 24-\text { Pin } \\ & 28-\text { Pin } \\ & 24-\text { Pin } \end{aligned}$ | $\begin{aligned} & 24-\text { Pin } \\ & 28-\text { Pin } \end{aligned}$ <br> not available | not available $28-P i n$ <br> not available | not available 28-Pin <br> not available |

## NOTE:

1. 5 volt compatible I/O. Inputs are capable of handling 7 V and the outputs can also be pulled up to 7 volts.

5V high-speed universal PLD device with live insertion capability

ABT22V10A5 TIMING CHARACTERIZATION


## 5 V high-speed universal PLD device with live insertion capability

## ABT22V10A5 TIMING CHARACTERIZATION



The timing characterization represents the average values of a representative sample for each parameter. The data can be used to derate the MAX AC CHARACTERIZATION based upon the specific user design. Philips guarantees the MAX AC CHARACTERIZATION specifications.

5 V high－speed universal PLD device with live insertion capability

delal




Hors
｜FPGalt：

| PJTLME UEREAD | FEFEREMCEG |  |  | EURTPFBH <br> PRMJECTIDH | 或限めのTE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JECEC | Efal |  |  |
| SC120］ |  |  |  | 樓） | $\begin{aligned} & x \cdot 11 \cdot 17 \\ & 6 \cdot 10 \cdot 7.1 \end{aligned}$ |


| DEFINITIONS |  |  |
| :---: | :---: | :--- |
| Data Sheet Identification | Product Status | Definition |
| Objective Specification | Formative or in Design | This data sheet contains the design target or goal specifications for product development. Specifications <br> may change in any manner without notice. |
| Preliminary Specification | Preproduction Product | This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips <br> Semiconductors reserves the right to make changes at any time without notice in order to improve design <br> and supply the best possible product. |
| Product Specification | Full Production | This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes <br> at any time without notice, in order to improve design and supply the best possible product. |

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS
Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors
811 East Arques Avenue
P.O. Box 3409

Sunnyvale, California 94088-3409
Telephone 800-234-7381

Philips Semiconductors and Philips Electronics North America Corporation register eligible circuits under the Semiconductor Chip Protection Act. © Copyright Philips Electronics North America Corporation 1996

All rights reserved. Printed in U.S.A.

## Let's make things better.


[^0]:    ©PAL is a registered trademark of Advanced Micro Devices, Inc.

[^1]:    ABEL is a trademark of Data I/O Corp.
    CUPL is a trademark of Logical Devices, Inc.
    PALASM is a registered trademark of AMD Corp.

