PLS100/PLS101

DESCRIPTION

The PLS100 (3-State) and PLS101 (Open Collector) are bipolar, fuse Programmable Logic Arrays (PLAs). Each device utilizes the standard AND/OR/Invert architecture to directly implement custom sum of product equations.

Each device consists of 16 dedicated inputs and 8 dedicated outputs. Each output is capable of being actively controlled by any or all of the 48 product terms. The True, Complement, or Don't Care condition of each of the 16 inputs and be ANDed together to comprise one P-term. All 48 P-terms can be selectively ORed to each output.

The PLS100 and PLS101 are fully TTL compatible, and chip enable control for expansion of input variables and output inhibit. They feature either Open Collector or 3-State outputs for ease of expansion of product terms and application in bus-organized systems.

Order codes are listed in the Ordering Information Table.


FEATURES

- Field-programmable (Ni-Cr link)
- Input variables: 16Output functions: 8
- Product terms: 48
- I/O propagation delay: 50ns (max.)
- Power dissipation: 600mW (typ.)
- Input loading: -100μA (max.)
- Chip Enable input
- Output option:
 - PLS100: 3-State
 - PLS101: Open-Collector
- Output disable function:
 - 3-State: Hi-Z
 - Open-Collector: High

APPLICATIONS

- CRT display systems
- Code conversion
- Peripheral controllers
- Function generators
- Look-up and decision tables
- Microprogramming
- Address mapping
- Character generators
- Data security encoders
- Fault detectors
- Frequency synthesizers
- 16-bit to 8-bit bus interface
- Random logic replacement


PIN CONFIGURATIONS



Fuse Enable Pin: It is recommended that this pin be left open or connected to ground during normal operation.

N = Plastic DIP (600mil-wide)

A Package




A = Plastic Leaded Chip Carrier

ORDERING INFORMATION

DESCRIPTION	3-STATE	OPEN COLLECTOR	DRAWING NUMBER
28-Pin Plastic Dual In-Line 600mil-wide	PLS100N	PLS101N	0413D
28-Pin Plastic Leaded Chip Carrier	PLS100A	PLS101A	0401F


PLS100/PLS101

LOGIC DIAGRAM



PLS100/PLS101

FUNCTIONAL DIAGRAM



ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	PARAMETER	RATINGS	UNIT
V _{CC}	Supply voltage	+7.0	V _{DC}
V _{IN}	Input voltage	+5.5	V_{DC}
V _O	Output voltage	+5.5	V_{DC}
I _{IN}	Input current	±30	mA
lout	Output current	+100	mA
T _{amb}	Operating temperature range	0 to +75	°C
T _{stg}	Storage temperature range	-65 to +150	°C

NOTE:

THERMAL RATINGS

TEMPERATURE							
Maximum junction	150°C						
Maximum ambient	75°C						
Allowable thermal rise ambient to junction	75°C						

The PLS100 device is also processed to military requirements for operation over the military temperature range. For specifications and ordering information consult the Philips Semiconductors Military Data Handbook.

Stresses above those listed may cause malfunction or permanent damage to the device.
 This is a stress rating only. Functional operation at these or any other conditions above those indicated in the operational and programming specification of the device is not implied.

PLS100/PLS101

DC ELECTRICAL CHARACTERISTICS

 $0^{\circ}C \le T_{amb} \le +75^{\circ}C, \ 4.75V \le V_{CC} \le 5.25V$

				LIMITS			
SYMBOL PARAMETER		TEST CONDITIONS	MIN	TYP ¹	MAX	UNIT	
Input volta	age ²			•		•	
V _{IH}	High	V _{CC} = MAX	2.0			V	
V_{IL}	Low	$V_{CC} = MIN$			0.8	V	
V_{IC}	Clamp ³	$V_{CC} = MIN, I_{IN} = -12mA$		-0.8	-1.2	V	
Output vo	Itage ²						
		V _{CC} = MIN					
V_{OH}	High (PLS100) ⁴	$I_{OH} = -2mA$	2.4			V	
V_{OL}	Low ⁵	$I_{OL} = 9.6 \text{mA}$		0.35	0.45	V	
Input curr	ent						
I _{IH}	High	V _{IN} = 5.5V		< 1	25	μΑ	
I_{IL}	Low	$V_{IN} = 0.45V$		-10	-100	μΑ	
Output cu	rrent						
I _{O(OFF)}	Hi-Z state (PLS100)	\overline{CE} = High, V_{CC} = MAX					
		$V_{OUT} = 5.5V$		1	40	μΑ	
		$V_{OUT} = 0.45V$		-1	-40	μΑ	
I _{OS}	Short circuit (PLS100) ^{3, 6}	\overline{CE} = Low, V_{OUT} = 0V	-15		-70	mA	
I _{CC}	V _{CC} supply current ⁷	V _{CC} = MAX		120	170	mA	
Capacitan	ce						
		CE = High, V _{CC} = 5.0V					
C_{IN}	Input	$V_{1N} = 2.0V$		8		pF	
C _{OUT}	Output	$V_{OUT} = 2.0V$		17		pF	

- All typical values are at V_{CC} = 5V, T_{amb} = +25°C.
 All voltage values are with respect to network ground terminal.
- Test one pin at a time.
- Measured with V_{IL} applied to $\overline{\text{CE}}$ and a logic high stored.

 Measured with a programmed logic condition for which the output test is at a low logic level. Output sink current is applied through a resistor to V_{CC}.
 Duration of short circuit should not exceed 1 second.
 I_{CC} is measured with the Chip Enable input grounded, all other inputs at 4.5V and the outputs open.

PLS100/PLS101


AC ELECTRICAL CHARACTERISTICS

 $0^{\circ}C \leq T_{amb} \leq +75^{\circ}C,\, 4.75 \leq V_{CC} \leq 5.25 \text{V},\, R_1 = 470 \Omega,\, R_2 = 1 \text{k}\Omega$


				LIMITS			
SYMBOL	PARAMETER	то	FROM	MIN	TYP ¹	MAX	UNIT
Propagation delay ²							
t _{PD}	Input	Output	Input		35	50	ns
t _{CE}	Chip Enable ³	Output	Chip Enable		15	30	ns
Disable tir	ne						
t _{CD}	Chip Disable ³	Output	Chip Enable		15	30	ns

- 1. All typical values are at V_{CC} = 5V. T_{amb} = +25°C.
 2. All propagation delays are made to specified under worst case conditions.
 3. For 3-State output; output enable times are tested with C_L = 30pF to the 1.5V level, and S₁ is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with $C_L = 5pF$. High-to-High impedance tests are made to an output voltage of $V_T = (V_{OL} + 0.5V)$ with S_1 open, and Low-to-High impedance tests are made to the $V_T = (V_{OL} + 0.5V)$ level with S_1 closed.

VOLTAGE WAVEFORMS




TEST LOAD CIRCUIT



TIMING DEFINITIONS

SYMBOL	PARAMETER								
t _{CE}	Delay between beginning of Chip Enable Low (with Input valid) and when Data Output becomes valid.								
t _{CD}	Delay between when Chip Enable becomes High and Data Output is in off state (Hi-Z or High).								
t _{PD}	Delay between beginning of valid Input (with Chip Enable Low) and when Data Output becomes valid.								

TIMING DIAGRAM



PLS100/PLS101

LOGIC PROGRAMMING

PLS100/PLS101 is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Philips Semiconductors' SNAP, Data I/O Corporation's ABEL™ and Logical Devices Inc.'s CUPL™ design software packages.

All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format.

PLS100/PLS101 logic designs can also be generated using the program table entry format detailed on the following pages. This program table entry format is supported by the Philips Semiconductors' SNAP PLD design software package.


To implement the desired logic functions, the state of each logic variable from logic equations (I, B, O, P, etc.) is assigned a symbol. The sumbols for TRUE,

COMPLEMENT, INACTIVE, PRESET, etc., are defined below.


PROGRAMMING AND SOFTWARE SUPPORT

Refer to Section 9 (Development Software) and Section 10 (Third-party Programmer/ Software Support) of this dat handbook for additional informational.


OUTPUT POLARITY - (F)



"AND" ARRAY - (I)



'OR" ARRAY – (F)



NOTES:

- This is the initial unprogrammed state of all links. It is normally associated with all unused (inactive) AND gates P_n . 2. Any gate P_n will be unconditionally inhibited if any one of its (I) link pairs is left intact.

VIRGIN STATE

The PLS100/101 virgin devices are factory shipped in an unprogrammed state, with all fuses intact, such that:

- 1. All P_n terms are disabled (inactive) in the
- 2. All Pn terms are active in the OR array.
- 3. All outputs are Active-High.

ABEL is a trademark of Data I/O Corp. CUPL is a trademark of Logical Devices, Inc.

PLS100/PLS101

POLARITY

PROGRAM TABLE

	EVEL	و ب	>		<u> </u>	puts.									AND)								
	OUTPUT ACTIVE LEVEL	Active	<u>.</u>	_	NOTES 1 Polarity programmed once only	2. Enter (H) for all unused outputs.	T E R	INPUT (I _m) R M AFT 14 12 12 14 10 T 0 0 T 7 0 T 5 T 6 T 7 0 T																
	PAC!					= E		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	5	υ.	_		נספר	for (1																	
	Active High H	I	S	er (F	2																			
	9	∢ ¹	{ =		NOTES 1 Polarit	L L	3																	
				4	Z +	- 2	4																	
							5																	
E		Prod. Term Not	ے ا	_		rms.	6																	
Ä	z	٤. ع		(period)	>	P-fe	8																	
Ē	Ë	.Te	בו קלו	ed)	olarit	nsed	9																	
E.	N N	Prod. Term Not	ا كُ	•	±	ts of	10																	
Ι¥Ι	ᆫ	Д.			1	ntbn	11																	
₽	2				to to	sed o	12	-																
PROGRAM TABLE ENTRIES	OUTPUT FUNCTION	ا ع	-		NOTES 1. Entries independent of output polarity.	unus	13 14	\vdash				_				_				<u> </u>			\vdash	
Š	0	Ter) for	15																	
٦		Prod. Term	200	⋖	:S ries i	2. Enter (A) for unused outputs of used P-terms.	16																	
		<u> </u>			NOTES 1 Entrie	<u> </u>	17																	
		Φ	_			- 0	18																	
		Don't Care	-	(lsh			19 20																	
	岸	'n,ť		– (dash)			21																	
	IAE Do 1		4	ts .	22																			
	AR						<u> </u>	23																
	5	<u>E</u>	 	_	Sec	NOTE Enter (-) for unused inputs of used P-terms.	24																	
	INPUT VARIABLE				in in		25																	
	=	_			1	d P	26 27																	
		<u>E</u>	エ	エ	NOTE Enter (· of usec		28																	
					Z II		29																	
							30																	
							31																	
							32																	
						DATE	33 34																	
		_				۵	35																	
		X					36																	
		×					37																	
		CF (XXXX)	;			REV	38					_				_			_	_			_	
		-				-	39																-	
				#			40 41																	
				F			42																	
				Ā	(0		43																	
				П	RTS		44																	
	*	 		Z	PA		45																-	
ш	0	` #	ŧ	8	P	# Ш	46																	
¥	2	<u>я</u>	1	Σ	ER	Ā	47 PIN NO.	20	21	22	23	24	25	26	27	2	3	4	5	6	7	8	9	
Z Z	Ц	בר ב בר בר		മ	AB	₹		H											_	Ė	-		_	
CUSTOMER NAME	# daugo asvendena	PONCHASE ONDER		CUSTOMER SYMBOLIZED PART #	TOTAL NUMBER OF PARTS	PROGRAM TABLE#	VARIABLE NAME																	

OR OUTPUT (F _P)													
		<u> </u>	JTPL	<u> </u>	F <u>e)</u>								
7	6	5	4	3 2 1									
-													
_													
\vdash													
_													
\vdash						_							
\vdash													
_													
\vdash													
-													
\vdash													
<u> </u>													
\vdash													
10	11	12	13	15	16	17	18						

PLS100/PLS101

SNAP RESOURCE SUMMARY DESIGNATIONS

