INTEGRATED CIRCUITS

DATA SHEET

74ALVCH16843

18-bit bus-interface D-type latch (3-State)

Product specification

1998 Aug 04

IC24 Data Handbook





18-bit bus interface D-type latch (3-State)

74ALVCH16843

FEATURES

- Wide supply voltage range of 1.2V to 3.6V
- Complies with JEDEC standard no. 8-1A.
- CMOS low power consumption
- Direct interface with TTL levels
- Current drive ± 24 mA at 3.0 V
- MULTIBYTETM flow-through standard pin-out architecture
- Low inductance multiple V_{CC} and GND pins for minimum noise and ground bounce
- All data inputs have bus hold
- Output drive capability 50Ω transmission lines @ 85°C


DESCRIPTION

The 74ALVCH16843 has two 9-bit D-type latch featuring separate D-type inputs for each latch and 3-State outputs for bus oriented applications. The two sections of each register are controlled independently by the latch enable (nLE), clear (nCLR), preset (nPRE) and output enable (nOE) control gates.

When $n\overline{OE}$ is LOW, the data in the registers appear at the outputs. When $n\overline{OE}$ is HIGH, the outputs are in the high impedance OFF state. Operation of the $n\overline{OE}$ input does not affect the state of the flip-flops.

The 74ALVCH16843 has active bus hold circuitry which is provided to hold unused or floating data inputs at a valid logic level. This feature eliminates the need for external pull-up or pull-down resistors.

PIN CONFIGURATION



QUICK REFERENCE DATA

GND = 0V; $T_{amb} = 25^{\circ}C$; $t_r = t_f \le 2.5$ ns

SYMBOL	PARAMETER	CONDITION	NS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	Propagation delay nDn to nQn	$V_{CC} = 2.5V, C_L = 30pF$ $V_{CC} = 3.3V, C_L = 50pF$			
PHL/PLH	Propagation delay nLE to nQn	V _{CC} = 2.5V, C _L = 30pF V _{CC} = 3.3V, C _L = 50pF		2.3 2.0	ns
C _I	Input capacitance			5.0	pF
C _{PD}	Power dissipation capacitance per buffer	$V_I = GND$ to V_{CC}^1	transparent mode Output enabled Output disabled	17 3	pF
SPD SPD	Tower dissipation capacitative per bullet	1 - 0.45 to AGC	Clocked mode Output enabled Output disabled	19 9	Ρi

NOTES:

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μ W): $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma \ (C_L \times V_{CC}^2 \times f_o) \ \text{where: } f_i = \text{input frequency in MHz; } C_L = \text{output load capacitance in pF; } f_o = \text{output frequency in MHz; } V_{CC} = \text{supply voltage in V; } \Sigma \ (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs.}$

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DRAWING NUMBER
56-Pin Plastic Thin Shrink Small Outline (TSSOP) Type II	-40°C to +85°C	74ALVCH16843 DGG	ACH16843 DGG	SOT364-1

18-bit bus interface D-type latch (3-State)

74ALVCH16843

PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1	1 CLR	Clear input (active LOW)
2	1 OE	Output enable input (active LOW)
55	1PRE	Preset input (active LOW)
56	1LE	Latch enable input (active HIGH)
54, 52, 51, 49, 48, 47, 45, 44, 43	1D0 to 1D8	Data inputs
3, 5, 6, 8, 9, 10, 12, 13, 14	1Q0 to 1Q8	Data outputs
4, 11, 18, 25, 32, 39, 46, 53	GND	Ground (0V)
7, 22, 35, 50	V _{CC}	Positive supply voltage
27	2 OE	Output enable input (active LOW)
28	2 CLR	Clear input (active LOW)
29	2LE	Latch enable input (active HIGH)
30	2PRE	Preset input (active LOW)
42, 41, 40, 38, 37, 36, 34, 33, 31	2D0 to 2D8	Data inputs
15, 16, 17, 19, 20, 21, 23, 24, 26	2Q0 to 2Q8	Data outputs

FUNCTION TABLE


		INPUTS			OUTPUT
nPRE	nCLR	nOE	LE	D _X	Q
L	Х	L	Х	Х	Н
Н	L	L	Х	Х	L
Н	Н	L	Н	L	L
Н	Н	L	Н	Н	Н
Н	Н	L	Н	Х	Q_0
Х	Х	Н	Н	Х	Z

H = HIGH voltage level
L = LOW voltage level

X = Don't care

Z = High impedance "off" state

LOGIC SYMBOL




1998 Aug 04

3


18-bit bus interface D-type latch (3-State)

74ALVCH16843


LOGIC DIAGRAM



BUS HOLD CIRCUIT



LOGIC SYMBOL (IEEE/IEC)



18-bit bus interface D-type latch (3-State)

74ALVCH16843

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{CC}	DC supply voltage 2.5V range (for max. speed performance @ 30 pF output load)		2.3	2.7	V
VCC VCC	DC supply voltage 3.3V range (for max. speed performance @ 50 pF output load)		3.0	3.6	v
VI	DC Input voltage range		0	V _{CC}	V
Vo	DC output voltage range		0	V _{CC}	V
T _{amb}	Operating free-air temperature range		-40	+85	°C
t _r , t _f	Input rise and fall times	$V_{CC} = 2.3 \text{ to } 3.0 \text{V}$ $V_{CC} = 3.0 \text{ to } 3.6 \text{V}$	0	20 10	ns/V

ABSOLUTE MAXIMUM RATINGS

In accordance with the Absolute Maximum Rating System (IEC 134) Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +4.6	V
I _{IK}	DC input diode current	-50	mA	
VI	DC input voltage	For control pins ²	-0.5 to +4.6	V
۷۱	DC Input voitage	For data inputs ²	–0.5 to V _{CC} +0.5	1 '
I _{OK}	DC output diode current $V_O > V_{CC}$ or $V_O < 0$		±50	mA
V _O	DC output voltage	Note 2	–0.5 to V _{CC} +0.5	V
IO	DC output source or sink current	$V_{O} = 0$ to V_{CC}	±50	mA
I _{GND} , I _{CC}	DC V _{CC} or GND current		±100	mA
T _{stg}	Storage temperature range		-65 to +150	°C
P _{TOT}	Power dissipation per package –plastic medium-shrink (SSOP) –plastic thin-medium-shrink (TSSOP)	For temperature range: –40 to +125 °C above +55°C derate linearly with 11.3 mW/K above +55°C derate linearly with 8 mW/K	850 600	mW

NOTE:

Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.

^{2.} The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

18-bit bus interface D-type latch (3-State)

74ALVCH16843

DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions. Voltage are referenced to GND (ground = 0 V).

				LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	Temp :	= -40°C to +8	5°C	UNI
			MIN	TYP ¹ MAX]
.,	LUCIUS ALIAN A Alfano	V _{CC} = 2.3 to 2.7V	1.7	1.2		Ι,,
V_{IH}	HIGH level Input voltage	V _{CC} = 2.7 to 3.6V	2.0	1.5		\ \
	LOWIs and Issued walks as	V _{CC} = 2.3 to 2.7V		1.2	0.7	,,
V_{IL}	LOW level Input voltage	V _{CC} = 2.7 to 3.6V		1.5	0.8	\ \
		V_{CC} = 2.3 to 3.6V; V_I = V_{IH} or V_{IL} ; I_O = $-100\mu A$	V _{CC} -0.2	V _{CC}		
		$V_{CC} = 2.3V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -6mA$	V _{CC} _0.3	V _{CC} -0.08		1
V _{OH} HIGH level output voltage	LUIQUI I I I I I I I I I I I I I I I I I	$V_{CC} = 2.3V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -12mA$	V _{CC} -0.6	V _{CC} -0.26		1 .,
	V _{OH}	$V_{CC} = 2.7V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -12mA$	V _{CC} -0.5	V _{CC} -0.14		\ \
		$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -12mA$	V _{CC} -0.6	V _{CC} -0.09		1
		$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -24$ mA	V _{CC} -1.0	V _{CC} -0.28		1
		V_{CC} = 2.3 to 3.6V; V_I = V_{IH} or V_{IL} ; I_O = 100 μ A		GND	0.20	٧
		$V_{CC} = 2.3V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 6mA$		0.07	0.40	٧
V_{OL}	LOW level output voltage	$V_{CC} = 2.3V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 12mA$		0.15	0.70	
		$V_{CC} = 2.7V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 12mA$		0.14	0.40	٧
		$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 24$ mA		0.27	7 0.55	
II	Input leakage current	V_{CC} = 2.3 to 3.6V; V_I = V_{CC} or GND		0.1	5	μΑ
I _{OZ}	3-State output OFF-state current	V_{CC} = 2.3 to 3.6V; V_I = V_{IH} or V_{IL} ; V_O = V_{CC} or GND		0.1	10	μΑ
I _{CC}	Quiescent supply current	$V_{CC} = 2.3$ to 3.6V; $V_I = V_{CC}$ or GND; $I_O = 0$		0.2	40	μΑ
Δl _{CC}	Additional quiescent supply current	$V_{CC} = 2.3V \text{ to } 3.6V; V_I = V_{CC} - 0.6V; I_O = 0$		150	750	μΑ
I _{BHL} ²	Bus hold LOW sustaining current	$V_{CC} = 2.3V; V_I = 0.7V$	45	-		μA
-BHL	Due hera Levy suctaining sufferit	$V_{CC} = 3.0V; V_I = 0.8V$	75	150		μ,
I _{BHH} ²	Bus hold HIGH sustaining current	$V_{CC} = 2.3V; V_I = 1.7V$	-45 -75	475		μΑ
	-	$V_{CC} = 3.0V; V_I = 2.0V$	-75 500	-175		
I _{BHLO} ²	Bus hold LOW overdrive current Bus hold HIGH overdrive current	$V_{CC} = 3.6V$ $V_{CC} = 3.6V$	500 -500			μA

NOTES:

6 1998 Aug 04

All typical values are at T_{amb} = 25°C.
 Valid for data inputs of bus hold parts.

18-bit bus interface D-type latch (3-State)

74ALVCH16843

AC CHARACTERISTICS FOR V_{CC} = 2.3V TO 2.7V RANGE GND = 0V; $t_r = t_f \le 2.0$ ns; $C_L = 30$ pF

				LIMITS		
SYMBOL	PARAMETER	WAVEFORM	V	_{CC} = 2.3 to 2.7	7V	UNIT
			MIN	MIN TYP ¹		
	Propagation delay nDn to nQn	1, 6	1.0	2.2	4.3	
t /t	Propagation delay nLE to nQn	2, 6	1.0	2.3	4.6	ns
PHL/PLH	Propagation delay nPRE to nQn		1.0	2.5	4.8	115
	Propagation delay nCLR to nQn	1, 6	1.0	2.5	4.8	
t _{PZH} /t _{PZL}	3-State output enable time nOE to nQn	5, 6	1.0	2.8	5.8	ns
t _{PHZ} /t _{PLZ}	3-State output disable time nOE to nQn	5, 6	1.1	2.2	4.3	ns
t _{SU}	Set-up time nDn to nLE	3, 6	0.5	-0.1	_	ns
t _h	Hold time nDn to nLE	3, 6	0.9	0.5	-	ns
	nLE pulse width HIGH	2, 6	1.5	0.5	-	
t_W	nPRE pulse width LOW	4, 6	1.5	0.5	-	ns
	nCLR pulse width LOW	4, 6	1.5	0.5	-	
t	Recovery time nPRE to nLE	4, 6	0.5	1.1	-	ns
^t REM	Recovery time nCLR to nLE	4, 6	0.5	1.0	_	115

NOTE:

AC CHARACTERISTICS FOR V_{CC} = 3.0V TO 3.6V RANGE AND V_{CC} = 2.7V GND = 0V; t_r = t_f \leq 2.5ns; C_L = 50pF

				LIMITS			LIMITS			
SYMBOL	PARAMETER	WAVEFORM	Vc	_C = 3.3 ± 0).3V	'	V _{CC} = 2.7\	/	UNIT	
			MIN	TYP ^{1, 2}	MAX	MIN	TYP ¹	MAX	1	
	Propagation delay nDn to nQn	1, 6	1.0	2.1	3.5	1.0	2.3	4.0		
t/t	Propagation delay nLE to nQn	2, 6	1.0	2.0	3.5	1.0	2.1	3.9	ne	
t _{PHL} /t _{PLH}	Propagation delay nPRE to nQn	1, 6	1.0	2.2	3.8	1.0	2.6	4.5	ns	
	Propagation delay nCLR to nQn	1, 6	1.0	2.3	3.9	1.0	2.5	4.3		
t _{PZH} /t _{PZL}	3-State output enable time nOE to nQn	5, 6	1.0	2.5	4.4	1.0	3.0	5.3	ns	
t _{PHZ} /t _{PLZ}	3-State output disable time nOE to nQn	5, 6	1.3	2.6	4.0	1.3	2.8	4.4	ns	
t _{SU}	Set-up time nDn to nLE	3, 6	0.5	0.0	-	0.5	-0.3	-	ns	
t _h	Hold time nDn to nLE	3, 6	0.9	0.5	-	0.9	0.5	<u> </u>	ns	
	nLE pulse width HIGH	2, 6	1.5	0.5	-	1.5	0.5	-		
t _W	nPRE pulse width LOW	4, 6	1.5	0.5	-	1.5	0.6	-	ns	
	nCLR pulse width LOW		1.5	0.5	-	1.5	0.5	-	1	
4	Recovery time nPRE to nLE	4, 6	1.0	0.4	-	0.8	-0.2	-		
t _{REM}	Recovery time nCLR to nLE	4, 6	0.8	0.2	-	0.6	-0.4	-	ns	

NOTES:

1998 Aug 04

^{1.} All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.

^{1.} All typical values are measured $T_{amb} = 25$ °C.

^{2.} Typical value is measured at $V_{CC} = 3.3V$

18-bit bus interface D-type latch (3-State)

74ALVCH16843


AC WAVEFORMS FOR V_{CC} = 2.3V TO 2.7V AND V_{CC} < 2.3V RANGE

 V_{M} = 0.5 V V_{X} = V_{OL} + 0.15V V_{Y} = V_{OH} -0.15V V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load. $V_I = V_{CC}$


AC WAVEFORMS FOR V_{CC} = 3.0V TO 3.6V AND V_{CC} = 2.7V RANGE

 $V_{M} = 1.5 \text{ V}$


 $V_{\rm M}$ = 1.3 V $V_{\rm X}$ = $V_{\rm OL}$ + 0.3 V $V_{\rm Y}$ = $V_{\rm OH}$ - 0.3 V $V_{\rm OL}$ and $V_{\rm OH}$ are the typical output voltage drop that occur with the output load. $V_{\rm I}$ = 2.7 V




Waveform 1. Data input (Dn) to output (Qn), clear input (CLR) to output (Qn) and preset input (PRE) to output (Qn) propagation delay




Waveform 2. Latch enable input (LE) pulse width, the latch enable input to output (Qn) propagation delay



Data set-up and hold times for the Dn input to the Waveform 3. LE input



Waveform 4. Clear (CLR) and preset (PRE) pulse width, the clear (CLR) and preset (PRE) to latch (LE) removal time




Waveform 5. 3-State enable and disable times

1998 Aug 04 8

18-bit bus interface D-type latch (3-State)

74ALVCH16843

TEST CIRCUIT




Waveform 6. Load circuitry for switching times


18-bit bus interface D-type latch (3-State)


74ALVCH16843


TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1mm

SOT364-1









DIMENSIONS (mm are the original dimensions).

UI	TIV	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	z	θ
m	m	1.2	0.15 0.05	1.05 0.85	0.25	0.28 0.17	0.2 0.1	14.1 13.9	6.2 6.0	0.5	8.3 7.9	1.0	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.5 0.1	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	RENCES		EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT364-1		MO-153EE				-93-02-03 95-02-10

18-bit bus interface D-type latch (3-State)

74ALVCH16843

NOTES

18-bit bus interface D-type latch (3-State)

74ALVCH16843

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 07-98

Document order number: 9397-750-04562

Let's make things better.

Philips Semiconductors



