

# 74ALVT16823 <br> 18-bit bus-interface D-type flip-flop with reset and enable (3-State) 

Product specification
Supersedes data of 1998 Mar 03
IC23 Data Handbook

### 2.5V/3.3V 18-bit bus-interface D-type flip-flop with reset and enable (3-State)

## 74ALVT16823

## FEATURES

- Two sets of high speed parallel registers with positive edge-triggered D-type flip-flops
- 5V I/O Compatible
- Ideal where high speed, light loading, or increased fan-in are required with MOS microprocessors
- Live insertion/extraction permitted
- Power-up 3-State
- Power-up Reset
- No bus current loading when output is tied to 5 V bus
- Output capability: $+64 \mathrm{~mA} /-32 \mathrm{~mA}$
- Latch-up protection exceeds 500mA per Jedec Std 17
- ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model
- Bus hold data inputs eliminate the need for external pull-up resistors to hold unused inputs


## DESCRIPTION

The 74ALVT16823 18-bit bus interface register is designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider data/address paths of buses carrying parity.

The 74ALVT16823 has two 9-bit wide buffered registers with Clock Enable ( $n \overline{C E}$ ) and Master Reset ( $n \overline{M R}$ ) which are ideal for parity bus interfacing in high microprogrammed systems.

The registers are fully edge-triggered. The state of each D input, one set-up time before the Low-to-High clock transition is transferred to the corresponding flip-flop's Q output

It is designed for $\mathrm{V}_{\mathrm{CC}}$ operation from 2.5 V to 3.0 V with $\mathrm{I} / \mathrm{O}$ compatibility to 5 V .

## QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS$\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{GND}=0 \mathrm{~V}$ | TYPICAL |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 2.5 V | 3.3V |  |
| $\begin{aligned} & \text { tpLH } \\ & t_{\text {PHL }} \end{aligned}$ | Propagation delay nCP to $n Q x$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 2.5 | 1.9 | ns |
| $\mathrm{C}_{\text {IN }}$ | Input capacitance | $\mathrm{V}_{1}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 3 | 3 | pF |
| Cout | Output capacitance | $\mathrm{V}_{1 / \mathrm{O}}=0 \mathrm{~V}$ or 3.0 V | 9 | 9 | pF |
| $\mathrm{I}_{\text {ccz }}$ | Total supply current | Outputs disabled | 40 | 70 | $\mu \mathrm{A}$ |

## ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | OUTSIDE NORTH AMERICA | NORTH AMERICA | DWG NUMBER |
| :--- | :---: | :---: | :---: | :---: |
| 56-Pin Plastic SSOP Type III | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ALVT16823} \mathrm{DL}$ | AV16823 DL | SOT371-1 |
| 56 -Pin Plastic TSSOP Type II | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ALVT16823} \mathrm{DGG}$ | AV16823 DGG | SOT364-1 |

## PIN DESCRIPTION

| PIN NUMBER | SYMBOL | FUNCTION |
| :---: | :---: | :--- |
| 2,27 | $1 \overline{\mathrm{OE}, 2 \overline{\mathrm{OE}}}$ | Output enable input (active-Low) |
| $54,52,51,49,48,47,45,44,43$ | $1 \mathrm{DO}-1 \mathrm{D} 8$ | Data inputs |
| $42,41,40,38,37,36,34,33,31$ | $2 \mathrm{D0}-2 \mathrm{D} 8$ |  |
| $3,5,6,8,9,10,12,13,14$ | Data outputs |  |
| $15,16,17,19,20,21,23,24,26$ | 1Q0-1Q8 | Clock pulse input (active rising edge) |
| 56,29 | $1 \mathrm{CP}, 2 \mathrm{CP}$ | Clock enable input (active-Low) |
| 55,30 | $1 \overline{\mathrm{CE}}, 2 \overline{\mathrm{CE}}$ | Master reset input (active-Low) |
| 1,28 | $1 \mathrm{MR}, 2 \mathrm{MR}$ | Ground (0V) |
| $4,11,18,25,32,39,46,53$ | GND | Positive supply voltage |
| $7,22,35,50$ | $\mathrm{~V}_{\mathrm{CC}}$ |  |

2.5V/3.3V 18-bit bus-interface D-type flip-flop with reset and enable (3-State)

PIN CONFIGURATION


LOGIC SYMBOL (IEEE/IEC)


LOGIC DIAGRAM


### 2.5V/3.3V 18-bit bus-interface D-type flip-flop with reset and enable (3-State)

## FUNCTION TABLE

| INPUTS |  |  |  |  | OUTPUTS | OPERATING MODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| nOE | nMR | nCE | nCP | nDx | nQ0 - nQ8 |  |
| L | L | X | X | X | L | Clear |
| L | H | L | $\uparrow$ | h | H |  |
| L | H | L | $\uparrow$ | I | L |  |
| L | H | H | $\uparrow$ | X | NC | Hold |
| H | X | X | X | X | Z | High impedance |

$H=$ High voltage level
$h=$ High voltage level one set-up time prior to the Low-to-High clock transition
L = Low voltage level
I = Low voltage level one set-up time prior to the Low-to-High clock transition
$\mathrm{NC}=$ No change
$X=$ Don't care
Z = High impedance "off" state
$\uparrow=$ Low to High clock transition
$\uparrow=$ Not a Low-to-High clock transition


ABSOLUTE MAXIMUM RATINGS ${ }^{1,2}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage | -0.5 to +4.6 | V |  |
| $\mathrm{I}_{\text {IK }}$ | DC input diode current | $\mathrm{V}_{\mathrm{I}}<0$ | -50 | mA |
| $\mathrm{~V}_{\mathrm{I}}$ | DC input voltage ${ }^{3}$ |  | -0.5 to +7.0 | V |
| $\mathrm{I}_{\text {OK }}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0$ | -50 | mA |
| $\mathrm{~V}_{\text {OUT }}$ | DC output voltage ${ }^{3}$ | Output in Off or High state | -0.5 to +7.0 | V |
| $\mathrm{I}^{2} \mathrm{VuT}$ | DC output current | Output in Low state | 128 | mA |
|  | Storage temperature range | Output in High state | -64 |  |

## NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed $150^{\circ} \mathrm{C}$.
3. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | 2.5V RANGE LIMITS |  | 3.3V RANGE LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage | 2.3 | 2.7 | 3.0 | 3.6 | V |
| $V_{1}$ | Input voltage | 0 | 5.5 | 0 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 1.7 |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input voltage |  | 0.7 |  | 0.8 | V |
| $\mathrm{IOH}^{\text {l }}$ | High-level output current |  | -8 |  | -32 | mA |
| loL | Low-level output current |  | 8 |  | 32 | mA |
|  | Low-level output current; current duty cycle $\leq 50 \%$; f $\geq 1 \mathrm{kHz}$ |  | 24 |  | 64 |  |
| $\Delta \mathrm{t} / \Delta \mathrm{v}$ | Input transition rise or fall rate; Outputs enabled |  | 10 |  | 10 | ns/V |
| $\mathrm{T}_{\text {amb }}$ | Operating free-air temperature range | -40 | +85 | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

## DC ELECTRICAL CHARACTERISTICS (3.3V $\pm 0.3 \mathrm{~V}$ RANGE)

| SYMBOL | PARAMETER | TEST CONDITIONS |  |  | IMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Temp $=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |  |
|  |  |  |  | MIN | TYP ${ }^{1}$ | MAX |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Input clamp voltage | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{IK}}=-18 \mathrm{~mA}$ |  |  | -0.85 | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{CC}}=3.0$ to $3.6 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{CC}}-0.2$ | $\mathrm{V}_{\mathrm{Cc}}$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-32 \mathrm{~mA}$ |  | 2.0 | 2.3 |  |  |
| $\mathrm{V}_{\text {OL }}$ | Low-level output voltage | $\mathrm{V}_{\text {CC }}=3.0 \mathrm{~V} ; \mathrm{IOL}=100 \mu \mathrm{~A}$ |  |  | 0.07 | 0.2 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  |  | 0.25 | 0.4 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA}$ |  |  | 0.3 | 0.5 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA}$ |  |  | 0.4 | 0.55 |  |
| $\mathrm{V}_{\text {RST }}$ | Power-up output low voltage ${ }^{6}$ | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V} ; \mathrm{I}_{\mathrm{O}}=1 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  |  |  | 0.55 | V |
| 1 | Input leakage current | $\mathrm{V}_{C C}=3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | Control pins |  | 0.1 | $\pm 1$ | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=0$ or $3.6 \mathrm{~V} ; \mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  | 0.1 | 10 |  |
|  |  | $\mathrm{V}_{C C}=3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{C C}$ | Data pins ${ }^{4}$ |  | 0.5 | 1 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V} ; \mathrm{V}_{1}=0 \mathrm{~V}$ |  |  | 0.1 | -5 |  |
| IOFF | Off current | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V} ; \mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 4.5 V |  |  | 0.1 | $\pm 100$ | $\mu \mathrm{A}$ |
| Inold | Bus Hold current <br> D inputs | $\mathrm{V}_{\text {CC }}=3 \mathrm{~V} ; \mathrm{V}_{1}=0.8 \mathrm{~V}$ |  | 75 | 130 |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} ; \mathrm{V}_{1}=2.0 \mathrm{~V}$ |  | -75 | -140 |  |  |
|  |  | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ to $3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}^{7}$ |  | $\pm 500$ |  |  |  |
| $l_{\text {EX }}$ | Current into an output in the High state when $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |  |  | 10 | 125 | $\mu \mathrm{A}$ |
| IPU/PD | Power up/down 3-State output current ${ }^{3}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \leq 1.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}} ; \mathrm{V}_{\mathrm{I}}=\mathrm{GND} \text { or } \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{OE} / \mathrm{OE}=\text { Don't care } \end{aligned}$ |  |  | 1 | $\pm 100$ | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {OZH }}$ | 3-State output High current | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=3.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  |  | 0.5 | 5 | $\mu \mathrm{A}$ |
| lozL | 3-State output Low current | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ |  |  | 0.5 | -5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CCH}}$ | Quiescent supply current | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$; Outputs High, $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}, \mathrm{I}_{\mathrm{O}}=0$ |  |  | 0.06 | 0.1 | mA |
| $\mathrm{I}_{\text {CCL }}$ |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$; Outputs Low, $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}, \mathrm{I}_{\mathrm{O}}=0$ |  |  | 3.9 | 5.5 |  |
| ICCZ |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$; Outputs Disabled; $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}, \mathrm{I}_{\mathrm{O}}=0^{5}$ |  |  | 0.06 | 0.1 |  |
| $\Delta_{\text {cc }}$ | Additional supply current per input pin ${ }^{2}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} \text { to } 3.6 \mathrm{~V} \text {; One input at } \mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}, \\ & \text { Other inputs at } \mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND} \end{aligned}$ |  |  | 0.04 | 0.4 | mA |

## NOTES:

1. All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$.
2. This is the increase in supply current for each input at the specified voltage level other than $\mathrm{V}_{\mathrm{CC}}$ or GND
3. This parameter is valid for any $\mathrm{V}_{\mathrm{C}}$ between 0 V and 1.2 V with a transition time of up to 10 msec . From $\mathrm{V}_{\mathrm{CC}}=1.2 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ a transition time of $100 \mu \mathrm{sec}$ is permitted. This parameter is valid for $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ only.
4. Unused pins at $\mathrm{V}_{\mathrm{CC}}$ or GND.
5. $I_{C C Z}$ is measured with outputs pulled up to $\mathrm{V}_{C C}$ or pulled down to ground.
6. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.
7. This is the bus hold overdrive current required to force the input to the opposite logic state.
2.5V/3.3V 18-bit bus-interface D-type flip-flop with reset and enable (3-State)

AC CHARACTERISTICS ( $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ RANGE)
$\mathrm{GND}=0 \mathrm{~V}, \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega, \mathrm{~T}_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | WAVEFORM | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |  |  |  |
|  |  |  | MIN | TYP ${ }^{1}$ | MAX |  |
| $\mathrm{f}_{\text {MAX }}$ | Maximum clock frequency | 1 | 250 | - | - | MHz |
| $\begin{aligned} & \text { tpLH } \\ & \mathrm{t}_{\mathrm{PHLL}} \end{aligned}$ | Propagation delay nCP to nQx | 1 | - | $\begin{aligned} & 1.9 \\ & 1.9 \end{aligned}$ | $\begin{aligned} & 3.1 \\ & 2.9 \end{aligned}$ | ns |
| $t_{\text {PHL }}$ | Propagation delay nMR to nQx | 2 | - | 2.0 | 3.0 | ns |
| $\begin{aligned} & \text { tpzH } \\ & \text { tpzL } \end{aligned}$ | Output enable time to High and Low level | $\begin{aligned} & 4 \\ & 5 \end{aligned}$ | - | $\begin{aligned} & 1.8 \\ & 2.7 \end{aligned}$ | $\begin{aligned} & 4.2 \\ & 4.0 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{tpHz}^{2} \\ & \mathrm{tpl} 7 \end{aligned}$ | Output disable time from High and Low level | $\begin{aligned} & 4 \\ & 5 \end{aligned}$ | - | $\begin{aligned} & 2.7 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 3.0 \end{aligned}$ | ns |

NOTE:

1. All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$

AC SETUP REQUIREMENTS ( $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ RANGE)
$\mathrm{GND}=0 \mathrm{~V}, \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega, \mathrm{~T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | WAVEFORM |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |  |  |
|  |  |  | MIN | TYP |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup time, High or Low nDx to nCP | 3 | $\begin{aligned} & 1.0 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & 0.5 \\ & 0.7 \end{aligned}$ | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{h}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{n}}(\mathrm{~L}) \end{aligned}$ | Hold time, High or Low nDx to nCP | 3 | $\begin{aligned} & \hline 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & \hline-0.7 \\ & -0.5 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{w}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{w}}(\mathrm{~L}) \end{aligned}$ | nCP pulse width High or Low | 1 | $\begin{aligned} & 1.5 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 0.7 \\ & 1.4 \end{aligned}$ | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup time, High or Low nCE to nCP | 3 | $\begin{aligned} & 1.0 \\ & 0.5 \end{aligned}$ | $\begin{gathered} 0.1 \\ -0.5 \end{gathered}$ | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{h}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{h}}(\mathrm{~L}) \end{aligned}$ | Hold time, High or Low nCE to nCP | 3 | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{gathered} \hline 0.5 \\ -0.1 \end{gathered}$ | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{L})$ | nMR pulse width, Low | 2 | 2.0 | 1.5 | ns |
| $\mathrm{t}_{\text {rec }}$ | Recovery time nMR to nCP | 2 | 2.0 | 1.1 | ns |

### 2.5V/3.3V 18-bit bus-interface D-type flip-flop with reset and enable (3-State)

## DC ELECTRICAL CHARACTERISTICS (2.5V $\pm 0.2 \mathrm{~V}$ RANGE)

| SYMBOL | PARAMETER | TEST CONDITIONS |  |  | IMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Temp $=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |  |
|  |  |  |  | MIN | TYP ${ }^{1}$ | MAX |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Input clamp voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V} ; \mathrm{I}_{\mathrm{IK}}=-18 \mathrm{~mA}$ |  |  | -0.85 | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{CC}}=2.3$ to 3.6 V ; $\mathrm{IOH}=-100 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{CC}}-0.2$ | $\mathrm{V}_{\mathrm{CC}}$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}$ |  | 1.8 | 2.5 |  |  |
| $\mathrm{V}_{\text {OL }}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V} ; \mathrm{I}_{\mathrm{OL}}=100 \mu \mathrm{~A}$ |  |  | 0.07 | 0.2 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V} ; \mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}$ |  |  | 0.3 | 0.5 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V} ; \mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  |  |  | 0.4 |  |
| $\mathrm{V}_{\mathrm{RST}}$ | Power-up output low voltage ${ }^{7}$ | $\mathrm{V}_{C C}=2.7 \mathrm{~V} ; \mathrm{I}_{\mathrm{O}}=1 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  |  |  | 0.55 | V |
| 1 | Input leakage current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | Control pins |  | 0.1 | $\pm 1$ | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=0$ or $2.7 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ |  |  | 0.1 | 10 |  |
|  |  | $\mathrm{V}_{C C}=3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{C C}$ | Data pins ${ }^{4}$ |  | 0.1 | 1 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V} ; \mathrm{V}_{1}=0$ |  |  | 0.1 | -5 |  |
| IOFF | Off current | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 4.5 V |  |  | 0.1 | $\pm 100$ | $\mu \mathrm{A}$ |
| Ihold | Bus Hold current D inputs ${ }^{6}$ | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=0.7 \mathrm{~V}$ |  |  | 100 |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{C C}=2.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=1.7 \mathrm{~V}$ |  |  | -70 |  | $\mu \mathrm{A}$ |
| $l_{\text {EX }}$ | Current into an output in the High state when $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  |  | 10 | 125 | $\mu \mathrm{A}$ |
| IPU/PD | Power up/down 3-State output current ${ }^{3}$ | $\mathrm{V}_{\mathrm{CC}} \leq 1.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}} ; \mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}} ;$ OE/OE = Don't care |  |  | 1 | $\pm 100$ | $\mu \mathrm{A}$ |
| IozH | 3-State output High current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  |  | 0.5 | 5 | $\mu \mathrm{A}$ |
| lozL | 3-State output Low current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  |  | 0.5 | -5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CCH}}$ | Quiescent supply current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$; Outputs High, $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}, \mathrm{I}_{\mathrm{O}}=0$ |  |  | 0.04 | 0.1 |  |
| ICCL |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$; Outputs Low, $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}, \mathrm{I}_{\mathrm{O}}=0$ |  |  | 2.7 | 4.5 | mA |
| ICCZ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$; Outputs Disabled; $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}, \mathrm{I}_{\mathrm{O}}=0^{5}$ |  |  | 0.04 | 0.1 |  |
| $\Delta_{\text {cc }}$ | Additional supply current per input pin ${ }^{2}$ | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V} \text { to } 2.7 \mathrm{~V} \text {; One input at } \mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V} \text {, } \\ \text { Other inputs at } \mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND} \end{array}$ |  |  | 0.04 | 0.4 | mA |

## NOTES:

1. All typical values are at $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$.
2. This is the increase in supply current for each input at the specified voltage level other than $\mathrm{V}_{C C}$ or GND
3. This parameter is valid for any $\mathrm{V}_{C c}$ between 0 V and 1.2 V with a transition time of up to 10 msec . From $\mathrm{V}_{C C}=1.2 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ a transition time of $100 \mu \mathrm{sec}$ is permitted. This parameter is valid for $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ only.
4. Unused pins at $\mathrm{V}_{\mathrm{CC}}$ or GND.
5. $I_{C C Z}$ is measured with outputs pulled up to $V_{C C}$ or pulled down to ground.
6. Not guaranteed.
7. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.

## AC CHARACTERISTICS ( $2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ RANGE)

$\mathrm{GND}=0 \mathrm{~V}, \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega, \mathrm{~T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | WAVEFORM | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{V}_{\mathrm{Cc}}=+2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ |  |  |  |
|  |  |  | MIN | TYP ${ }^{1}$ | MAX |  |
| $\mathrm{f}_{\text {MAX }}$ | Maximum clock frequency | 1 | 150 | - | - | MHz |
| $\begin{aligned} & \text { tpLH } \\ & \mathrm{t}_{\mathrm{PH}} \end{aligned}$ | Propagation delay nCP to nQx | 1 | - | $\begin{aligned} & 2.6 \\ & 2.4 \end{aligned}$ | $\begin{aligned} & 5.2 \\ & 4.2 \end{aligned}$ | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation delay nMR to nQx | 2 | - | 2.5 | 4.5 | ns |
| $\begin{aligned} & \text { tpZH } \\ & \mathrm{t}_{\mathrm{pZZL}} \end{aligned}$ | Output enable time to High and Low level | $\begin{aligned} & 4 \\ & 5 \end{aligned}$ | - | $\begin{aligned} & 2.3 \\ & 3.2 \end{aligned}$ | $\begin{aligned} & \hline 5.6 \\ & 5.3 \end{aligned}$ | ns |
| $\begin{aligned} & \hline \text { tpHZ } \\ & \mathrm{t}_{\mathrm{pLLZ}} \end{aligned}$ | Output disable time from High and Low level | $\begin{aligned} & 4 \\ & 5 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & \hline 3.3 \\ & 3.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 5.6 \\ & 6.7 \end{aligned}$ | ns |

## NOTE:

1. All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$
2.5V/3.3V 18-bit bus-interface D-type flip-flop with reset and enable (3-State)

AC SETUP REQUIREMENTS (2.5V $\pm 0.2 \mathrm{~V}$ RANGE)
$\mathrm{GND}=0 \mathrm{~V}, \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega, \mathrm{~T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | WAVEFORM |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=+2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ |  |  |
|  |  |  | MIN | TYP |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup time, High or Low nDx to nCP | 3 | $\begin{aligned} & 1.0 \\ & 1.8 \end{aligned}$ | $\begin{aligned} & 0.5 \\ & 1.3 \end{aligned}$ | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{h}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{h}}(\mathrm{~L}) \end{aligned}$ | Hold time, High or Low nDx to nCP | 3 | $\begin{aligned} & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & \hline-1.4 \\ & -0.5 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{w}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{w}}(\mathrm{~L}) \end{aligned}$ | nCP pulse width High or Low | 1 | $\begin{aligned} & 2.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 2.1 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup time, High or Low nCE to nCP | 3 | $\begin{aligned} & 1.0 \\ & 0.5 \end{aligned}$ | $\begin{gathered} 0.2 \\ -0.1 \end{gathered}$ | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{h}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{h}}(\mathrm{~L}) \end{aligned}$ | Hold time, High or Low nCE to nCP | 3 | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{gathered} 0.2 \\ -0.1 \end{gathered}$ | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{L})$ | nMR pulse width, Low | 2 | 2.0 | 0.8 | ns |
| $\mathrm{t}_{\text {rec }}$ | Recovery time nMR to nCP | 2 | 2.0 | 1.3 | ns |

## AC WAVEFORMS

For all waveforms, $\mathrm{V}_{\mathrm{M}}=1.5 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}} / 2$ whichever is less
The shaded areas indicate when the input is permitted to change for predictable output performance.


Waveform 3. Data Setup and Hold Times

Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency



Waveform 4. 3-State Output Enable Time to High Level and Output Disable Time from High Level

### 2.5V/3.3V 18-bit bus-interface D-type flip-flop with reset and enable (3-State)

## AC WAVEFORMS (Continued)

For all waveforms, $\mathrm{V}_{\mathrm{M}}=1.5 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}} / 2$ whichever is less
The shaded areas indicate when the input is permitted to change for predictable output performance.


Waveform 5. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

## TEST CIRCUIT AND WAVEFORM

| TEST | SWITCH |
| :---: | :---: |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{tPZH}$ | GND |
| $t_{\text {PLZ }} / t_{\text {PZL }}$ | 6 V or $\mathrm{V}_{C C} \times 2$ |
| $\mathrm{t}_{\text {PLH }} / \mathrm{t}_{\text {PHL }}$ | open |

DEFINITIONS
$R_{L}=$ Load resistor; see AC CHARACTERISTICS for value
$\mathrm{C}_{\mathrm{L}}=$ Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
$\mathrm{R}_{\mathrm{T}}=$ Termination resistance should be equal to $\mathrm{Z}_{\text {OUT }}$ of pulse generators.

$\mathrm{V}_{\mathrm{M}}=1.5 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{Cc}} / 2$, whichever is less Input Pulse Definition

| FAMILY | INPUT PULSE REQUIREMENTS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Amplitude | Rep. Rate | $t_{W}$ | $t_{R}$ | $t_{F}$ |
| 74ALVT16 | 3.0 V or $V_{\mathrm{CC}}$ <br> whichever <br> is less | $\leq 10 \mathrm{MHz}$ | 500 ns | $\leq 2.5 \mathrm{~ns}$ | $\leq 2.5 \mathrm{~ns}$ |



DIMENSIONS (mm are the original dimensions)

| UNIT | $\mathbf{A}$ <br> max. | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{3}}$ | $\mathbf{b}_{\mathbf{p}}$ | $\mathbf{c}$ | $\mathbf{D}^{(1)}$ | $\mathbf{E}^{(1)}$ | $\mathbf{e}$ | $\mathbf{H}_{\mathbf{E}}$ | $\mathbf{L}$ | $\mathbf{L}_{\mathbf{p}}$ | $\mathbf{Q}$ | $\mathbf{v}$ | $\mathbf{w}$ | $\mathbf{y}$ | $\mathbf{z}^{(1)}$ | $\boldsymbol{\theta}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 2.8 | 0.4 | 2.35 | 0.25 | 0.3 | 0.22 | 18.55 | 7.6 | 0.635 | 10.4 | 1.4 | 1.0 | 1.2 | 0.25 | 0.18 | 0.1 | 0.85 | $8^{\circ}$ |
| 0.20 | 0.2 | 0.2 | 0.13 | 18.30 | 7.4 | 0.40 | 10.1 | 1.4 | 0.6 | $0^{\circ}$ |  |  |  |  |  |  |  |  |

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  |  | EUROPEAN | ISSUE DATE |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |  |
| SOT371-1 |  | MO-118AB |  |  |  |  |


detail X
MSA400

Dimensions in mm.

Data sheet status

| Data sheet <br> status | Product <br> status | Definition [1] |
| :--- | :--- | :--- |
| Objective <br> specification | Development | This data sheet contains the design target or goal specifications for product development. <br> Specification may change in any manner without notice. |
| Preliminary <br> specification | Qualification | This data sheet contains preliminary data, and supplementary data will be published at a later date. <br> Philips Semiconductors reserves the right to make chages at any time without notice in order to <br> improve design and supply the best possible product. |
| Product <br> specification | Production | This data sheet contains final specifications. Philips Semiconductors reserves the right to make <br> changes at any time without notice in order to improve design and supply the best possible product. |

[1] Please consult the most recently issued datasheet before initiating or completing a design.

## Definitions

Short-form specification - The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.
Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.
Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## Disclaimers

Life support - These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.
Right to make changes - Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors

## 811 East Arques Avenue

## P.O. Box 3409

Sunnyvale, California 94088-3409
Telephone 800-234-7381


PHILIPS

