### INTEGRATED CIRCUITS

# DATA SHEET

## 74LV374

Octal D-type flip-flop; positive edge-trigger (3-State)

Product specification Supersedes data of 1996 Feb IC24 Data Handbook





### Octal D-type flip-flop; positive edge-trigger (3-State)

74LV374

#### **FEATURES**

- Wide operating voltage: 1.0 to 5.5V
- Optimized for Low Voltage applications: 1.0 to 3.6V
- $\bullet$  Accepts TTL input levels between  $V_{CC}$  = 2.7V and  $V_{CC}$  = 3.6V
- $\bullet$  Typical V<sub>OLP</sub> (output ground bounce) < 0.8V @ V<sub>CC</sub> = 3.3V,  $T_{amb}$  = 25°C
- Typical  $V_{OHV}$  (output  $V_{OH}$  undershoot) > 2V @  $V_{CC}$  = 3.3V,  $T_{amb}$  = 25°C
- Common 3-State output enable input
- Output capability: bus driver
- I<sub>CC</sub> category: MSI

### **DESCRIPTION**

The 74LV374 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT374.

The 74LV374 is an octal D-type flip—flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A clock (CP) and an output enable ( $\overline{OE}$ ) input are common to all flip-flops.

The eight flip-flops will store the state of their individual D-inputs that meet the set-up and hold times requirements on the LOW-to-HIGH CP transition.

When  $\overline{OE}$  is LOW, the contents of the eight flip-flops is available at the outputs. When  $\overline{OE}$  is HIGH, the outputs go to the high impedance OFF-state. Operation of the  $\overline{OE}$  input does not affect the state of the flip-flops.

### **QUICK REFERENCE DATA**

GND = 0V;  $T_{amb} = 25^{\circ}C$ ;  $t_r = t_f \le 2.5 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay CP to Q <sub>n</sub>	C <sub>L</sub> = 15pF V <sub>CC</sub> = 3.3V	14	ns
f <sub>max</sub>	Maximum clock frequency		77	MHz
C <sub>I</sub>	Input capacitance		3.5	pF
C <sub>PD</sub>	Power dissipation capacitance per flip-flop	Notes 1 and 2	25	pF

### NOTES:

- 1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ )  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o) \text{ where:}$   $f_i = \text{input frequency in MHz; } V_{CC} = \text{suppty load capacity in pF;}$   $f_0 = \text{output frequency in MHz; } V_{CC} = \text{suppty voltage in V;}$
- $\Sigma$  (C<sub>L</sub> × V<sub>CC</sub><sup>2</sup> × f<sub>o</sub>) = sum of the outputs. 2. The condition is V<sub>I</sub> = GND to V<sub>CC</sub>

#### 2. The condition is v<sub>1</sub> = 0112 to v<sub>0</sub>(

### ORDERING INFORMATION

OTTO INTO OTTO				
PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
20-Pin Plastic DIL	-40°C to +125°C	74LV374 N	74LV374 N	SOT146-1
20-Pin Plastic SO	-40°C to +125°C	74LV374 D	74LV374 D	SOT163-1
20-Pin Plastic SSOP Type II	-40°C to +125°C	74LV374 DB	74LV374 DB	SOT339-1

### PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
1	ŌĒ	Output enable input (active-LOW)
2, 5, 6, 9, 12, 15, 16, 19	Q0 to Q7	3-State flip-flop outputs
3, 4, 7, 8, 13, 14, 17, 18	D0 to D7	Data inputs
10	GND	Ground (0V)
11	СР	Clock input (LOW-to-HIGH, edge-triggered)
20	V <sub>CC</sub>	Positive supply voltage

### **FUNCTION TABLE**

OPERATING	11	NPUT:	S	INTERNAL	OUTPUTS
MODES	OE	СР	Dn	FLIP-FLOPS	Q0 to Q7
Load and read register	L	<b>↑</b>	l h	L H	L H
Load register and disable outputs	H H	<b>↑</b>	l h	L H	Z Z

H = HIGH voltage level
h = HIGH voltage level o

= HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition

= LOW voltage level


I = LOW voltage level one set-up time prior to the

LOW-to-HIGH CP transition
Z = High impedance OFF-state
↑ = LOW-to-HIGH clock transition


## Octal D-type flip-flop; positive edge-trigger (3-State)

74LV374


### **PIN CONFIGURATION**




### **LOGIC SYMBOL**




### LOGIC SYMBOL (IEEE/IEC)



### **FUNCTIONAL DIAGRAM**



### **LOGIC DIAGRAM**



### Octal D-type flip-flop; positive edge-trigger (3-State)

74LV374

### **ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>**

In accordance with the Absolute Maximum Rating System (IEC 134) Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +7.0	V
±I <sub>IK</sub>	DC input diode current	$V_{I} < -0.5 \text{ or } V_{I} > V_{CC} + 0.5V$	20	mA
±I <sub>OK</sub>	DC output diode current	$V_{O} < -0.5 \text{ or } V_{O} > V_{CC} + 0.5V$	50	mA
±ΙΟ	DC output source or sink current  – standard outputs  – bus driver outputs	-0.5V < V <sub>O</sub> < V <sub>CC</sub> + 0.5V	25 35	mA
±I <sub>GND</sub> , ±I <sub>CC</sub>	DC V <sub>CC</sub> or GND current for types with -standard outputs -bus driver outputs		50 70	mA
T <sub>stg</sub>	Storage temperature range		-65 to +150	°C
Р <sub>ТОТ</sub>	Power dissipation per package  -plastic DIL  -plastic mini-pack (SO)  -plastic shrink mini-pack (SSOP and TSSOP)	for temperature range: –40 to +125°C above +70°C derate linearly with 12mW/K above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	750 500 400	mW

#### NOTES:

### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
V <sub>CC</sub>	DC supply voltage	See Note1	1.0	3.3	5.5	V
VI	Input voltage		0	-	V <sub>CC</sub>	V
Vo	Output voltage		0	_	V <sub>CC</sub>	V
T <sub>amb</sub>	Operating ambient temperature range in free air	See DC and AC characteristics per device	-40 -40		+85 +125	°C
t <sub>r</sub> , t <sub>f</sub>	Input rise and fall times except for Schmitt-trigger inputs	$V_{CC} = 1.0V \text{ to } 2.0V$ $V_{CC} = 2.0V \text{ to } 2.7V$ $V_{CC} = 2.7V \text{ to } 3.6V$ $V_{CC} = 3.6V \text{ to } 5.5V$	- - -	- - - -	500 200 100 50	ns/V

#### NOTES:

Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>2.</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>1.</sup> The LV is guaranteed to function down to  $V_{CC}$  = 1.0V (input levels GND or  $V_{CC}$ ); DC characteristics are guaranteed from  $V_{CC}$  = 1.2V to  $V_{CC}$  = 5.5V.

### Octal D-type flip-flop; positive edge-trigger (3-State)

74LV374

### DC CHARACTERISTICS FOR THE LV FAMILY

					LIMITS			1
SYMBOL	PARAMETER	TEST CONDITIONS	-40	)°C to +8	5°C	-40°C to	+125°C	ואט 🏻
			MIN	TYP <sup>1</sup>	MAX	MIN	MAX	
		V <sub>CC</sub> = 1.2V	0.9			0.9		
$V_{IH}$	HIGH level Input	V <sub>CC</sub> = 2.0V	1.4			1.4		J ∨
• 117	voltage	$V_{CC} = 2.7 \text{ to } 3.6 \text{V}$	2.0			2.0		] `
		V <sub>CC</sub> = 4.5 to 5.5V	0.7*V <sub>CC</sub>			0.7*V <sub>CC</sub>		
		V <sub>CC</sub> = 1.2V			0.3		0.3	]
$V_{IL}$	LOW level Input	V <sub>CC</sub> = 2.0V			0.6		0.6	J ∨
* IL	voltage	$V_{CC} = 2.7 \text{ to } 3.6 \text{V}$			0.8		0.8	Ţ
		$V_{CC} = 4.5 \text{ to } 5.5$			0.3*V <sub>CC</sub>		0.3*V <sub>CC</sub>	
		$V_{CC} = 1.2V; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 100 \mu A$		1.2				╛
	HIGH level output	$V_{CC} = 2.0V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $-I_O = 100\mu A$	1.8	2.0		1.8		
$V_{OH}$	voltage; all outputs	$V_{CC} = 2.7V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $-I_O = 100\mu A$	2.5	2.7		2.5		
		$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 100 \mu A$	2.8	3.0		2.8		]
		$V_{CC} = 4.5V; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 100 \mu A$	4.3	4.5		4.3		7
V <sub>OH</sub>	HIGH level output voltage;	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 6\text{mA}$	2.40	2.82		2.20		V
VOH	STANDARD outputs	$V_{CC} = 4.5V; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 12\text{mA}$	3.60	4.20		3.50		Ľ
.,	HIGH level output	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 8\text{mA}$	2.40	2.82		2.20		Ι.,
V <sub>OH</sub>	voltage; BUS driver outputs	$V_{CC} = 4.5V; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 16\text{mA}$	3.60	4.20		3.50		
		$V_{CC} = 1.2V; V_I = V_{IH} \text{ or } V_{IL;} I_O = 100 \mu A$		0				
	LOWIN II. II. I	$V_{CC} = 2.0V; V_I = V_{IH} \text{ or } V_{IL;} I_O = 100 \mu A$		0	0.2		0.2	]
$V_{OL}$	LOW level output voltage; all outputs	$V_{CC} = 2.7V; V_I = V_{IH} \text{ or } V_{IL;} I_O = 100 \mu A$		0	0.2		0.2	<b>1</b> ∨
	voltago, all outputo	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu A$		0	0.2		0.2	1
		$V_{CC} = 4.5V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu A$		0	0.2		0.2	1
V <sub>OL</sub>	LOW level output voltage;	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 6\text{mA}$		0.25	0.40		0.50	
VOL	STANDARD outputs	$V_{CC} = 4.5V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 12\text{mA}$		0.35	0.55		0.65	] <u> </u>
.,	LOW level output	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 8\text{mA}$		0.20	0.40		0.50	Ι,
V <sub>OL</sub>	voltage; BUS driver outputs	$V_{CC} = 4.5V; V_I = V_{IH} \text{ or } V_{IL;} I_O = 16\text{mA}$		0.35	0.55		0.65	\ \ \
II	Input leakage current	$V_{CC} = 5.5V$ ; $V_I = V_{CC}$ or GND			1.0		1.0	μA
I <sub>OZ</sub>	3-State output OFF-state current	$V_{CC} = 5.5V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $V_O = V_{CC}$ or GND			5		10	μA
	Quiescent supply current; SSI	$V_{CC} = 5.5V; V_I = V_{CC} \text{ or GND}; I_O = 0$			20.0		40	<u> </u>
Icc	Quiescent supply current; flip-flops	$V_{CC} = 5.5V; V_I = V_{CC} \text{ or GND}; I_O = 0$			20.0		80	μ/
	Quiescent supply current; MSI	$V_{CC} = 5.5V; V_I = V_{CC} \text{ or GND}; I_O = 0$			20.0		160	Ι.
Icc	Quiescent supply current; LSI	$V_{CC} = 5.5V; V_I = V_{CC} \text{ or GND}; I_O = 0$			500		1000	μΔ
Δl <sub>CC</sub>	Additional quiescent supply current per input	$V_{CC} = 2.7V$ to 3.6V; $V_1 = V_{CC} - 0.6V$			500		850	μA

NOTE:
1. All typical values are measured at T<sub>amb</sub> = 25°C.

### Octal D-type flip-flop; positive edge-trigger (3-State)

74LV374

### **AC CHARACTERISTICS**

 $GND = 0V; \, t_r = t_f = 2.5 ns; \, C_L = 50 pF; \, R_L = 500 \Omega$ 

SYMBOL	PARAMETER	WAVEFORM	CONDITION	_	LIMITS 40 to +85	°C		IITS +125 °C	UNIT
			V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	
			1.2	T -	90	<u> </u>	<u> </u>	-	
			2.0	-	31	39	-	49	
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay CP to Qn	Figure 1	2.7	_	23	29	-	36	ns
	0. 10 0		3.0 to 3.6	-	17 <sup>2</sup>	23	-	29	]
			4.5 to 5.5	-	-	19	-	24	
			1.2	_	75	_	-	-	
			2.0	-	26	34	_	43	
$t_{PZH}/t_{PZL}$	Propagation delay OE to Qn	Figure 2	2.7	-	19	25	_	31	ns
	0_10 0		3.0 to 3.6	<b>—</b>	14 <sup>2</sup>	20		25	
			4.5 to 5.5	-	_	17	-	21	
			1.2	_	80	_	_	_	
	Propagation delay  Z/tPLZ  OE to Qn		2.0	_	29	39	_	48	
$t_{PHZ}/t_{PLZ}$		Figure 2	2.7	_	22	29	_	36	ns
	0 = 10 4		3.0 to 3.6	_	17 <sup>2</sup>	24	_	29	
			4.5 to 5.5		-	20	_	24	
	Ola ale accide a collette		2.0	34	12	_	41	_	
$t_{W}$	Clock pulse width HIGH or LOW	Figure 1	2.7	25	9	_	30	_	ns
			3.0 to 3.6	20	7 <sup>2</sup>	_	24	_	
			1.2		25	_	_	_	
t <sub>su</sub>	Set-up time	Figure 3	2.0	22	9	_	26	_	ns
<b>'</b> Su	Dn to CP	I iguic o	2.7	16	6	_	19	_	110
			3.0 to 3.6	13	5 <sup>2</sup>	_	15	-	
			1.2	_	-10	_	_	_	
t <sub>h</sub>	Hold time	Figure 3	2.0	5	-3	_	5	-	ns
٠n	<sup>th</sup> Dn to CP	I iguic 5	2.7	5	-2	_	5	_	113
			3.0 to 3.6	5	-2 <sup>2</sup>	_	5	_	
	Maximum alast		2.0	15	40	_	12	_	
$f_{\text{max}}$	Maximum clock pulse frequency	Figure 2	2.7	19	58	_	16	_	MHz
			3.0 to 3.6	24	70 <sup>2</sup>	-	20	-	

NOTE:
1. Unless otherwise stated, all typical values are at T<sub>amb</sub> = 25°C.

<sup>2.</sup> Typical value measured at  $V_{CC}$  = 3.3V.

<sup>3.</sup> Typical value measured at  $V_{CC}$  = 5.0V.

### Octal D-type flip-flop; positive edge-trigger (3-State)

74LV374

### **AC WAVEFORMS**

 $V_M$  = 1.5V at  $V_{CC} \ge 2.7V \le 3.6V$   $V_M$  = 0.5V \*  $V_{CC}$  at  $V_{CC} < 2.7V$  and  $\ge 4.5V$   $V_{OL}$  and  $V_{OH}$  are the typical output voltage drop that occur with the output load.




Figure 1. Waveforms showing the clock (CP) to output (Qn) propagation delays, the clock pulse width, output transition times and the maximum clock pulse frequency




Figure 2. Waveforms showing the 3-state enable and disable times




Figure 3. Waveforms showing the data set-up and hold times for the Dn input to the CP input

### NOTE:

The shaded areas indicate when the input is permitted to change for predictable output performance.

### Octal D-type flip-flop; positive edge-trigger (3-State)

74LV374

### **TEST CIRCUIT**





Figure 4. Load circuitry for switching times

### Octal D-type flip-flop; positive edge-trigger (3-State)

74LV374

### DIP20: plastic dual in-line package; 20 leads (300 mil)

SOT146-1



### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	0.36 0.23	26.92 26.54	6.40 6.22	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.0
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.014 0.009	1.060 1.045	0.25 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.078

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT146-1			SC603		<del>92-11-17</del> 95-05-24

### Octal D-type flip-flop; positive edge-trigger (3-State)

74LV374

### SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	Α1	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.050	0.42 0.39	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

#### Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE		REFER	RENCES		EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ		1330E DATE	
SOT163-1	075E04	MS-013AC				<del>-92-11-17</del> 95-01-24

### Octal D-type flip-flop; positive edge-trigger (3-State)

74LV374

### SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm

SOT339-1



### DIMENSIONS (mm are the original dimensions)

U	INIT	A max.	Α1	A <sub>2</sub>	A <sub>3</sub>	bр	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
	mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	7.4 7.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.9 0.5	8° 0°

#### Note

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	1330E DATE	
SOT339-1		MO-150AE				<del>93-09-08</del> 95-02-04	

Octal D-type flip-flop; positive edge-trigger (3-State)

74LV374

DEFINITIONS							
Data Sheet Identification	Product Status	Definition					
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.					
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.					
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.					

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

### LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1997 All rights reserved. Printed in U.S.A.

print code Date of release: 05-96

Document order number: 9397-750-04448

Let's make things better.

Philips Semiconductors



