## DATA SHEET

74LVC823A
9-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger (3-State)

## 9-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger (3-State)

## FEATURES

- 5 -volt tolerant inputs/outputs, for interfacing with 5 -volt logic
- Supply voltage range of 2.7 V to 3.6 V
- Complies with JEDEC standard no. 8-1A
- Inputs accept voltages up to 5.5 V
- CMOS low power consumption
- Direct interface with TTL levels
- 9-bit positive edge-triggered register
- Independent register and 3-State buffer operation
- Flow-through pin-out architecture


## DESCRIPTION

The 74LVC823A is a high performance, low-power, low-voltage Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.

Inputs can be driven from either 3.3V or 5.0 V devices. In 3 -state operation, outputs can handle 5 V . This feature allows the use of these devices as translators in a mixed $3.3 \mathrm{~V} / 5 \mathrm{~V}$ environment.
The 74LVC823A is a 9-bit D-type flip-flop with common clock (CP), Clock Enable (CE), Master Reset (MR) and 3-State outputs for bus-oriented applications.

The nine flip-flops will store the state of their individual D-inputs that meet the set-up and hold times requirements on the LOW-to-HIGH CP transition provided CE is LOW. When CE is HIGH the flip-flops hold their data.
A LOW on MR resets all flip-flops.
When OE is LOW, the contents of the nine flip-flops is available at the outputs. When $\overline{\mathrm{OE}}$ is HIGH, the outputs go to the high impedance OFF-state. Operation of the OE input does not affect the state of the flip-flops.

## QUICK REFERENCE DATA

GND $=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$

| SYMBOL | PARAMETER | CONDITIONS | TYPICAL | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PHL }} / \mathrm{t}_{\text {PLH }}$ | Propagation delay CP to $Q_{n}$ | $\begin{aligned} & C_{L}=50 \mathrm{pF} ; \\ & V_{C C}=3.3 \mathrm{~V} \end{aligned}$ | 5.1 | ns |
|  | Propagation delay $M R$ to $Q_{n}$ |  | 5.2 | ns |
| $\mathrm{f}_{\text {max }}$ | Maximum clock frequency | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \\ & \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \end{aligned}$ | 150 | MHz |
| $\mathrm{C}_{1}$ | Input capacitance |  | 5.0 | pF |
| CPD | Power dissipation capacitance per flip-flop | Notes 1 and 2 | 27 | pF |

NOTES:

1. $\mathrm{C}_{P D}$ is used to determine the dynamic power dissipation ( $\mathrm{P}_{\mathrm{D}}$ in $\mu \mathrm{W}$ )
$P_{D}=C_{P D} \times V_{C C}^{2} \times f_{i}+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)$ where:
$\mathrm{f}_{\mathrm{i}}=$ input frequency in $\mathrm{MHz} ; \mathrm{C}_{\mathrm{L}}=$ output load capacity in pF ;
$\mathrm{f}_{\mathrm{O}}=$ output frequency in $\mathrm{MHz} ; \mathrm{V}_{\mathrm{CC}}=$ supply voltage in V ;
$\sum\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)=$ sum of the outputs.
2. The condition is $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{CC}}$

ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | ORDERING CODE | PKG. DWG. \# |
| :--- | :---: | :---: | :---: |
| 24-Pin Plastic SO | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{LVC823A} \mathrm{D}$ | SOT137-1 |
| 24-Pin Plastic SSOP Type II | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{LVC823A}$ DB | SOT340-1 |
| 24-Pin Plastic TSSOP Type I | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 74 LVC 823 A PW | SOT355-1 |

## 9-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger (3-State)

## PIN DESCRIPTION

| PIN NUMBER | SYMBOL | NAME AND FUNCTION |
| :--- | :---: | :--- |
| 1 | OE | Output enable input <br> (active LOW) |
| $2,3,4,5,6$, <br> $7,8,9,10$ | $\mathrm{D}_{0}$ to $\mathrm{D}_{8}$ | Data inputs |
| 11 | MR | Master reset (active LOW) |
| 12 | GND | Ground (0 V) |
| 13 | CP | Clock pulse (active rising) |
| 14 | $\overline{\mathrm{CE}}$ | Clock enable (active LOW) |
| $23,22,21,20$, <br> $19,18,17,16$, <br> 15 | $\mathrm{Q}_{0}$ to $\mathrm{Q}_{8}$ | 3-State flip-flop outputs |
| 24 | $\mathrm{~V}_{\mathrm{CC}}$ | Positive supply voltage |

## FUNCTION TABLE

| OPERATING MODES | INPUTS |  |  |  |  | INTERNAL FLIP-FLOPS | OUTPUTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bar{O}$ | $\mathbf{O E}$ | $\mathbf{M R}$ | $\mathbf{C E}$ | $\mathbf{C P}$ |  |  |
| $\mathbf{Q}_{\mathbf{0}}$ to $\mathbf{Q}_{\mathbf{8}}$ |  |  |  |  |  |  |
| Clear | L | L | X | X | X | L | L |
| Load and read register | L | H | L | $\uparrow$ | I | H | L |
|  | L | H | L | $\uparrow$ | h | L | H |
| Load register and disable outputs | H | H | L | X | I | H |  |
|  | H | H | L | X | h | H |  |
| Hold | L | H | H | NC | X | NC | Z |

H = HIGH voltage level
h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition
L = LOW voltage level
I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition
Z = high impedance OFF-state
$\uparrow=$ LOW-to-HIGH clock transition
$\mathrm{NC}=$ no change

## PIN CONFIGURATION

$\square$

LOGIC SYMBOL


9-bit D-type flip-flop with 5 -volt tolerant inputs/outputs; positive-edge trigger (3-State)

LOGIC SYMBOL (IEEE/IEC)


FUNCTIONAL DIAGRAM


SA00421

## LOGIC DIAGRAM



9-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger (3-State)

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | CONDITIONS | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage (for max. speed performance) |  | 2.7 | 3.6 | V |
|  | DC supply voltage (for low-voltage applications) |  | 1.2 | 3.6 |  |
| $V_{1}$ | DC Input voltage range |  | 0 | 5.5 | V |
| $\mathrm{v}_{0}$ | DC output voltage range; output HIGH or LOW state |  | 0 | $\mathrm{V}_{\mathrm{cc}}$ | V |
|  | DC output voltage range; output 3-State |  | 0 | 5.5 |  |
| $\mathrm{T}_{\text {amb }}$ | Operating ambient temperature range in free-air |  | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{tr}_{\mathrm{r}}, \mathrm{tf}$ | Input rise and fall times | $\begin{aligned} & V_{C C}=1.2 \text { to } 2.7 \mathrm{~V} \\ & V_{C C}=2.7 \text { to } 3.6 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 20 \\ & 10 \end{aligned}$ | ns/V |

## ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

In accordance with the Absolute Maximum Rating System (IEC 134)
Voltages are referenced to GND (ground $=0 \mathrm{~V}$ )

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage |  | -0.5 to +6.5 | V |
| IIK | DC input diode current | $\mathrm{V}_{1}<0$ | -50 | mA |
| $\mathrm{V}_{1}$ | DC input voltage | Note 2 | -0.5 to +6.5 | V |
| lok | DC output diode current | $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{O}}<0$ | $\pm 50$ | mA |
| $\mathrm{V}_{0}$ | DC output voltage; output HIGH or LOW state | Note 2 | -0.5 to $\mathrm{V}_{\text {CC }}+0.5$ | V |
|  | DC output voltage; output 3-State | Note 2 | -0.5 to 6.5 |  |
| 10 | DC output source or sink current | $\mathrm{V}_{\mathrm{O}}=0$ to $\mathrm{V}_{\mathrm{CC}}$ | $\pm 50$ | mA |
| $\mathrm{I}_{\text {GND }}$, ICC | DC V ${ }_{\text {CC }}$ or GND current |  | $\pm 100$ | mA |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature range |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\text {тот }}$ | Power dissipation per package <br> - plastic mini-pack (SO) <br> - plastic shrink mini-pack (SSOP and TSSOP) | above $+70^{\circ} \mathrm{C}$ derate linearly with $8 \mathrm{~mW} / \mathrm{K}$ <br> above $+60^{\circ} \mathrm{C}$ derate linearly with $5.5 \mathrm{~mW} / \mathrm{K}$ | $\begin{aligned} & 500 \\ & 500 \end{aligned}$ | mW |

## NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

9-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger (3-State)

## DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions voltages are referenced to GND (ground =0V)

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Temp $=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |  |
|  |  |  | MIN | TYP ${ }^{1}$ | MAX |  |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH level Input voltage | $\mathrm{V}_{\mathrm{CC}}=1.2 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}$ |  |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7$ to 3.6 V | 2.0 |  |  |  |
| VIL | LOW level Input voltage | $\mathrm{V}_{\text {CC }}=1.2 \mathrm{~V}$ |  |  | GND | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7$ to 3.6 V |  |  | 0.8 |  |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH level output voltage | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}} ; \mathrm{I}_{\mathrm{O}}=-12 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}-0.5$ |  |  | V |
|  |  | $\mathrm{V}_{\text {CC }}=3.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IH }}$ or $\mathrm{V}_{\text {IL }} ; \mathrm{I}_{\mathrm{O}}=-100 \mu \mathrm{~A}$ | $\mathrm{V}_{C C}-0.2$ | $\mathrm{V}_{\mathrm{CC}}$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$; $\mathrm{I}_{\mathrm{O}}=-18 \mathrm{~mA}$ | $\mathrm{V}_{C C}-0.6$ |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$; $\mathrm{I}_{\mathrm{O}}=-24 \mathrm{~mA}$ | $\mathrm{V}_{\text {CC }}-0.8$ |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | LOW level output voltage | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}} ; \mathrm{I}_{\mathrm{O}}=12 \mathrm{~mA}$ |  |  | 0.40 | V |
|  |  | $\mathrm{V}_{\text {CC }}=3.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IH }}$ or $\mathrm{V}_{\text {IL }} ; \mathrm{l}_{\mathrm{O}}=100 \mu \mathrm{~A}$ |  |  | 0.20 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ I $\mathrm{I}_{\mathrm{O}}=24 \mathrm{~mA}$ |  |  | 0.55 |  |
| 1 | Input leakage current | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ or GND |  | $\pm 0.1$ | $\pm 5$ | $\mu \mathrm{A}$ |
| loz | 3-State output OFF-state current | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}} ; \mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ or GND |  | 0.1 | $\pm 5$ | $\mu \mathrm{A}$ |
| Ioff | Power off leakage supply | $\mathrm{V}_{\mathrm{CC}}=0.0 \mathrm{~V} ; \mathrm{V}_{\text {I }}$ or $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ |  | 0.1 | $\pm 10$ | $\mu \mathrm{A}$ |
| ICC | Quiescent supply current | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND; $\mathrm{I}_{\mathrm{O}}=0$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| $\Delta_{\text {l }}$ | Additional quiescent supply current per input pin | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to $3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V} ; \mathrm{I}_{\mathrm{O}}=0$ |  | 5 | 500 | $\mu \mathrm{A}$ |

## NOTES:

1. All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$.
2. The specified overdrive current at the data input forces the data input to the opposite logic input state.

9-bit D-type flip-flop with 5 -volt tolerant inputs/outputs; positive-edge trigger (3-State)

## AC CHARACTERISTICS

$G N D=0 V ; t_{r}=t_{f} \leq 2.5 n s ; C_{L}=50 p F ; R_{L}=500 \Omega ; T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

| SYMBOL | PARAMETER | WAVEFORM | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{V}_{\mathrm{cc}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |  |  | $\mathrm{V}_{\mathrm{cc}}=2.7 \mathrm{~V}$ |  |  |
|  |  |  | MIN | TYP ${ }^{1}$ | MAX | MIN | MAX |  |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PHL}} \\ & \mathrm{t}_{\mathrm{PLLH}} \end{aligned}$ | Propagation delay CP to $\mathrm{Q}_{\mathrm{n}}$ | Figures 1, 4 | 1.5 | 5.1 | 8.0 | 1.5 | 8.9 | ns |
| tPHL | Propagation delay $M R$ to $Q_{n}$ | Figures 1, 4 | 1.5 | 5.2 | 7.9 | 1.5 | 8.8 | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PZH}} \\ & \mathrm{t}_{\text {PZL }} \end{aligned}$ | 3-State output enable time OE to $\mathrm{Q}_{\mathrm{n}}$ | Figures 2, 4 | 1.5 | 5.2 | 7.65 | 1.5 | 8.65 | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PHZ}} \\ & \mathrm{t}_{\mathrm{PLZ}} \\ & \hline \end{aligned}$ | 3-State output disable time OE to $\mathrm{Q}_{\mathrm{n}}$ | Figures 2, 4 | 1.5 | 3.8 | 6.0 | 1.5 | 7.1 | ns |
| tw | Clock pulse width HIGH or LOW | Figure 1 | 3.3 |  |  | 3.3 |  | ns |
| tw | Master Reset pulse width HIGH or LOW | Figure 1 | 3.3 |  |  | 3.3 |  | ns |
| ${ }_{\text {tsu }}$ | $\begin{aligned} & \text { Setup time } \\ & D_{n} \text { to CP } \end{aligned}$ | Figure 3 | 1.3 |  |  | 1.8 |  | ns |
| tsu | $\begin{aligned} & \text { Setup time } \\ & \text { CE low before CP } \end{aligned}$ | Figure 3 | 1.8 |  |  | 1.0 |  | ns |
| $\mathrm{t}_{\text {rem }}$ | Removal time MR | Figure 3 | 1.0 |  |  | 2.0 |  | ns |
| $t_{\text {h }}$ | Hold time HIGH or LOW Dn after CP | Figure 3 | 2.0 |  |  | 2.0 |  | ns |
| $\mathrm{t}_{\mathrm{h}}$ | Hold time CE LOW before CP | Figure 3 | 1.3 |  |  | 1.3 |  | ns |
| $\mathrm{f}_{\text {max }}$ | Maximum clock pulse frequency | Figure 1 | 150 | 200 |  | 150 |  | MHz |

NOTE:

1. Unless otherwise stated, all typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$.

9-bit D-type flip-flop with 5 -volt tolerant inputs/outputs; positive-edge trigger (3-State)

## AC WAVEFORMS

$\mathrm{V}_{\mathrm{M}}=1.5 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}} \geq 2.7 \mathrm{~V} ; \mathrm{V}_{\mathrm{M}}=0.5 \mathrm{~V}_{\mathrm{CC}}$ at $\mathrm{V}_{\mathrm{CC}}<2.7 \mathrm{~V}$.
$\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ are the typical output voltage drop that occur with the output load.
$\mathrm{V}_{\mathrm{X}}=\mathrm{V}_{\mathrm{OL}}+0.3 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}} \geq 2.7 \mathrm{~V} ; \mathrm{V}_{\mathrm{X}}=\mathrm{V}_{\mathrm{OL}}+0.1 \mathrm{~V}_{\mathrm{CC}}$ at $\mathrm{V}_{\mathrm{CC}}<2.7 \mathrm{~V}$
$\mathrm{V}_{\mathrm{Y}}=\mathrm{V}_{\mathrm{OH}}-0.3 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}} \geq 2.7 \mathrm{~V} ; \mathrm{V}_{\mathrm{Y}}=\mathrm{V}_{\mathrm{OH}}-0.1 \mathrm{~V}_{\mathrm{CC}}$ at $\mathrm{V}_{\mathrm{CC}}<2.7 \mathrm{~V}$


Figure 1. Clock (CP) to output ( $Q_{n}$ ) propagation delays, the clock pulse width and the maximum clock pulse frequency.


Figure 2. 3-State enable and disable times.


Figure 3. Data setup and hold times for the $D_{n}$ input and $C E$ input to the CP input.


Figure 4. Master reset pulse width, master reset to clock removal time, master reset to output propagation delay.

## TEST CIRCUIT



Figure 5. Load circuitry for switching times.

## 9-bit D-type flip-flop with 5 -volt tolerant

 inputs/outputs; positive-edge trigger (3-State)
detail X


DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | A max. | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{b}_{\mathrm{p}}$ | c | $\mathrm{D}^{(1)}$ | $E^{(1)}$ | e | $\mathrm{H}_{\mathrm{E}}$ | L | $L_{p}$ | Q | v | w | y | $z^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 2.65 | $\begin{aligned} & 0.30 \\ & 0.10 \end{aligned}$ | $\begin{aligned} & 2.45 \\ & 2.25 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.49 \\ & 0.36 \end{aligned}$ | $\begin{aligned} & 0.32 \\ & 0.23 \end{aligned}$ | $\begin{aligned} & 15.6 \\ & 15.2 \end{aligned}$ | $\begin{aligned} & 7.6 \\ & 7.4 \end{aligned}$ | 1.27 | $\begin{aligned} & 10.65 \\ & 10.00 \end{aligned}$ | 1.4 | $\begin{aligned} & 1.1 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 1.1 \\ & 1.0 \end{aligned}$ | 0.25 | 0.25 | 0.1 | $\begin{aligned} & 0.9 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 8^{0} \\ & 0^{\circ} \end{aligned}$ |
| inches | 0.10 | $\begin{aligned} & 0.012 \\ & 0.004 \end{aligned}$ | $\begin{aligned} & 0.096 \\ & 0.089 \end{aligned}$ | 0.01 | $\begin{aligned} & 0.019 \\ & 0.014 \end{aligned}$ | $\begin{aligned} & 0.013 \\ & 0.009 \end{aligned}$ | $\begin{aligned} & 0.61 \\ & 0.60 \end{aligned}$ | $\begin{aligned} & 0.30 \\ & 0.29 \end{aligned}$ | 0.050 | $\begin{aligned} & 0.419 \\ & 0.394 \end{aligned}$ | 0.055 | $\begin{aligned} & 0.043 \\ & 0.016 \end{aligned}$ | $\begin{aligned} & 0.043 \\ & 0.039 \end{aligned}$ | 0.01 | 0.01 | 0.004 | $\begin{aligned} & 0.035 \\ & 0.016 \end{aligned}$ |  |

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  |  | EUROPEAN |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | ISSUE DATE |  |  |  |  |
| SOT137-1 | IEC | JEDEC | EIAJ |  |  |

## 9-bit D-type flip-flop with 5 -volt tolerant

 inputs/outputs; positive-edge trigger (3-State)

DIMENSIONS ( $\mathbf{m m}$ are the original dimensions)

| UNIT | A max. | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{b}_{\mathrm{p}}$ | $c$ | $D^{(1)}$ | $E^{(1)}$ | e | $\mathrm{H}_{\mathrm{E}}$ | L | $L_{p}$ | Q | v | W | y | $Z^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 2.0 | $\begin{aligned} & 0.21 \\ & 0.05 \end{aligned}$ | $\begin{aligned} & 1.80 \\ & 1.65 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.38 \\ & 0.25 \end{aligned}$ | $\begin{aligned} & 0.20 \\ & 0.09 \end{aligned}$ | $\begin{aligned} & 8.4 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & 5.4 \\ & 5.2 \end{aligned}$ | 0.65 | $\begin{aligned} & 7.9 \\ & 7.6 \end{aligned}$ | 1.25 | $\begin{aligned} & 1.03 \\ & 0.63 \end{aligned}$ | $\begin{aligned} & 0.9 \\ & 0.7 \end{aligned}$ | 0.2 | 0.13 | 0.1 | 0.8 0.4 | $8^{\circ}{ }^{\circ}$ |

Note

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |
| SOT340-1 |  | MO-150AG |  | - © | $\begin{aligned} & 93-09-08 \\ & 95-02-04 \end{aligned}$ |

## 9-bit D-type flip-flop with 5 -volt tolerant

 inputs/outputs; positive-edge trigger (3-State)

DIMENSIONS ( mm are the original dimensions)

| UNIT | $\mathbf{A}$ <br> max. | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{3}}$ | $\mathbf{b}_{\mathbf{p}}$ | $\mathbf{c}$ | $\mathbf{D}^{(1)}$ | $\mathbf{E}^{(2)}$ | $\mathbf{e}$ | $\mathbf{H}_{\mathbf{E}}$ | $\mathbf{L}$ | $\mathbf{L}_{\mathbf{p}}$ | $\mathbf{Q}$ | $\mathbf{v}$ | $\mathbf{w}$ | $\mathbf{y}$ | $\mathbf{Z}^{(1)}$ | $\boldsymbol{\theta}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.10 | 0.15 | 0.95 | 0.25 | 0.30 | 0.2 | 7.9 | 4.5 | 0.65 | 6.6 | 1.0 | 0.75 | 0.4 | 0.2 | 0.13 | 0.1 | 0.5 | $8^{\circ}$ |

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |
| SOT355-1 |  | MO-153AD |  |  | $\begin{aligned} & -93-06-16 \\ & 95-02-04 \end{aligned}$ |

9-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger (3-State)

Data sheet status

| Data sheet <br> status | Product <br> status | Definition [1] |
| :--- | :--- | :--- |
| Objective <br> specification | Development | This data sheet contains the design target or goal specifications for product development. <br> Specification may change in any manner without notice. |
| Preliminary <br> specification | Qualification | This data sheet contains preliminary data, and supplementary data will be published at a later date. <br> Philips Semiconductors reserves the right to make chages at any time without notice in order to <br> improve design and supply the best possible product. |
| Product <br> specification | Production | This data sheet contains final specifications. Philips Semiconductors reserves the right to make <br> changes at any time without notice in order to improve design and supply the best possible product. |

[1] Please consult the most recently issued datasheet before initiating or completing a design.

## Definitions

Short-form specification - The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.
Limiting values definition - Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.
Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## Disclaimers

Life support - These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.
Right to make changes - Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors
811 East Arques Avenue
P.O. Box 3409

Sunnyvale, California 94088-3409
Telephone 800-234-7381

All rights reserved. Printed in U.S.A.
print code
Document order number:

Date of release: 08-98
9397-750-04583


PHILIPS

