

# 74LVC841A <br> 10-bit transparent latch with 5 -volt tolerant inputs/outputs (3-State) 

## 10-bit transparent latch with 5-volt tolerant inputs/outputs (3-State)

## FEATURES

- 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic
- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC standard no. 8-1 A
- Inputs accept voltages up to 5.5 V
- CMOS low power consumption
- Direct interface with TTL levels
- Flow-through pin-out architecture


## DESCRIPTION

The 74LVC841A is a low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.

Inputs can be driven from either 3.3 V or 5 V devices. In 3 -State operation, outputs can handle 5 V . This feature allows the use of these devices as translators in a mixed $3.3 \mathrm{~V} / 5 \mathrm{~V}$ environment. The 74 LVC841A is a 10-bit transparent latch featuring separate D-type inputs for each latch and 3-State outputs for bus oriented applications. A latch enable (LE) input and an output enable ( $\overline{\mathrm{OE}}$ ) input are common to all internal latches. The 74LVC841A consists of ten transparent latches with 3-State true outputs. When LE is HIGH, data at the $\mathrm{D}_{\mathrm{n}}$ inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change each time its corresponding D-input changes. When LE is LOW the latches store the information that was present at the D-inputs a set-up time preceding the HIGH-to-LOW transition of LE. When OE is LOW, the contents of the ten latches are available at the outputs.
When $\overline{O E}$ is HIGH , the outputs go to the high impedance OFF-state. Operation of the OE input does not affect the state of the latches.

## QUICK REFERENCE DATA

$\mathrm{GND}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$

| SYMBOL | PARAMETER | CONDITIONS | TYPICAL | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| tphL $^{\text {/tPLH }}$ | Propagation delay $D_{n}$ to $Q_{n}$; <br> LE to $Q_{n}$ | $\begin{aligned} & C_{\mathrm{L}}=50 \mathrm{pF} ; \\ & \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 5.0 \end{aligned}$ | ns |
| $\mathrm{Cl}_{1}$ | Input capacitance |  | 5.0 | pF |
| $\mathrm{C}_{\text {PD }}$ | Power dissipation capacitance per latch | $\mathrm{V}_{1}=\mathrm{GND}$ to $\mathrm{V}_{\text {CC }}{ }^{1}$ | 22 | pF |

NOTE:
$1 \mathrm{C}_{P D}$ is used to determine the dynamic power dissipation ( $\mathrm{P}_{\mathrm{D}}$ in $\mu \mathrm{W}$ )
$P_{D}=C_{P D} \times V_{C C}{ }^{2} \times f_{i}+\sum\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)$ where:
$\mathrm{f}_{\mathrm{i}}=$ input frequency in $\mathrm{MHz} ; \mathrm{C}_{\mathrm{L}}=$ output load capacity in pF ;
$\mathrm{f}_{\mathrm{O}}=$ output frequency in MHz ; $\mathrm{V}_{\mathrm{CC}}=$ supply voltage in V ;
$\sum\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)=$ sum of the outputs.

## ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | OUTSIDE NORTH AMERICA | NORTH AMERICA | PKG. DWG. \# |
| :--- | :---: | :---: | :---: | :---: |
| 24-Pin Plastic SO | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $74 \mathrm{LVC841A} \mathrm{D}$ | $74 \mathrm{LVC841AD}$ | SOT137-1 |
| 24-Pin Plastic SSOP Type II | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 74 LVC 841 A DB | 74 LVC 841 A DB | SOT340-1 |
| 24-Pin Plastic TSSOP Type I | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 74 LVC 841 A PW | $7 \mathrm{LVC841APW}$ DH | SOT355-1 |

## PIN CONFIGURATION



## PIN DESCRIPTION

| PIN NUMBER | SYMBOL | NAME AND FUNCTION |
| :--- | :--- | :--- |
| 1 | OE | Output enable input (active Low) |
| $2,3,4,5,6,7,8$, <br> $9,10,11$ | D $_{0}$ to $D_{9}$ | Data inputs |
| $23,22,21,20,19$, <br> $18,17,16,15,14$ | $Q_{0}$ to $Q_{9}$ | 3-state latch outputs |
| 12 | GND | Ground (0 V) |
| 13 | LE | Latch enable input (active HIGH) |
| 24 | $\mathrm{~V}_{\mathrm{CC}}$ | Positive supply voltage |

10-bit transparent latch with 5 -volt tolerant inputs/outputs (3-State)

LOGIC SYMBOL (IEEE/IEC)


LOGIC SYMBOL


## LOGIC DIAGRAM



FUNCTION TABLE for register $\mathrm{A}_{\mathrm{n}}$ or $\mathrm{B}_{\mathrm{n}}$

| OPERATING MODES | INPUTS |  |  | INTERNAL LATCHES | $\begin{gathered} \hline \text { OUTPUTS } \\ \hline Q_{0} \text { TO } Q_{9} \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{O E}$ | LE | $\mathrm{D}_{\mathrm{n}}$ |  |  |
| Enable and read register (transparent mode) | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ |
| Latch and read register | L | $\downarrow$ | $\begin{aligned} & \text { I } \\ & \text { h } \end{aligned}$ | L H | L H |
| latch register and disable outputs | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \hline X \\ & X \end{aligned}$ | $\begin{aligned} & \mathrm{I} \\ & \mathrm{~h} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{Z} \\ & \mathrm{Z} \end{aligned}$ |
| Hold | L | L | X | NC | NC |

## NOTES:

$\mathrm{H}=\mathrm{HIGH}$ voltage level
$\mathrm{h}=$ HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition
$\mathrm{L}=$ LOW voltage level
I = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition
$X=$ don't care
$\mathrm{Z}=$ high impedance OFF-state
$N C=$ no change

10-bit transparent latch with 5-volt tolerant inputs/outputs (3-State)

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | CONDITIONS | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{cc}}$ | DC supply voltage (for max. speed performance) |  | 2.7 | 3.6 | V |
|  | DC supply voltage (for low-voltage applications) |  | 1.2 | 3.6 |  |
| $\mathrm{V}_{1}$ | DC input voltage range |  | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | DC output voltage range |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Tamb | Operating free-air temperature range |  | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $t_{r}, t_{f}$ | Input rise and fall times | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=1.2 \text { to } 2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.7 \text { to } 3.6 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 20 \\ & 10 \\ & \hline \end{aligned}$ | ns/V |

## ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

In accordance with the Absolute Maximum Rating System (IEC 134).
Voltages are referenced to GND (ground $=0 \mathrm{~V}$ ).

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage |  | -0.5 to +6.5 | V |
| $\mathrm{I}_{\mathrm{I}}$ | DC input diode current | $\mathrm{V}_{\mathrm{I}}<0$ | -50 | mA |
| $\mathrm{~V}_{\mathrm{I}}$ | DC input voltage | Note 2 | -0.5 to +5.5 | V |
| $\mathrm{I}_{\mathrm{OK}}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{O}}<0$ | $\pm 50$ | mA |
| $\mathrm{~V}_{\mathrm{O}}$ | DC output voltage | Note 2 | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{I}_{\mathrm{O}}$ | DC output source or sink current | $\mathrm{V}_{\mathrm{O}}=0$ to $\mathrm{V}_{\mathrm{CC}}$ | $\pm 50$ | mA |
| $\mathrm{I}_{\mathrm{GND}}, \mathrm{I}_{\mathrm{CC}}$ | DC $\mathrm{V}_{\mathrm{CC}}$ or GND current |  | $\pm 100$ | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Power dissipation per package <br> - plastic mini-pack (SO <br> - plastic shrink mini-pack (SSOP and TSSOP) | above $+70^{\circ} \mathrm{C}$ derate linearly with $8 \mathrm{~mW} / \mathrm{K}$ <br> above $+60^{\circ} \mathrm{C}$ derate linearly with $5.5 \mathrm{~mW} / \mathrm{K}$ | 500 | 500 | mW |

## NOTES:

1 Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2 The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

10-bit transparent latch with 5 -volt tolerant inputs/outputs (3-State)

## DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions voltages are referenced to GND (ground $=0 \mathrm{~V}$ )

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Temp $=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |  |
|  |  |  | MIN | TYP ${ }^{1}$ | MAX |  |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH level Input voltage | $\mathrm{V}_{\mathrm{CC}}=1.2 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}$ |  |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7$ to 3.6 V | 2.0 |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW level Input voltage | $\mathrm{V}_{\mathrm{CC}}=1.2 \mathrm{~V}$ |  |  | GND | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7$ to 3.6 V |  |  | 0.8 |  |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH level output voltage | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}} ; \mathrm{l}_{\mathrm{O}}=-12 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}-0.5$ |  |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IH }}$ or $\mathrm{V}_{\text {IL }} ; \mathrm{I}_{\mathrm{O}}=-100 \mu \mathrm{~A}$ | $\mathrm{V}_{\text {CC }}-0.2$ | $\mathrm{V}_{\mathrm{CC}}$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}} ; \mathrm{I}_{\mathrm{O}}=-18 \mathrm{~mA}$ | $\mathrm{V}_{C C}-0.6$ |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL} ;} \mathrm{I}_{\mathrm{O}}=-24 \mathrm{~mA}$ | $\mathrm{V}_{C C}-1.0$ |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | LOW level output voltage | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IH }}$ or $\mathrm{V}_{\mathrm{IL}} ; \mathrm{I}_{\mathrm{O}}=12 \mathrm{~mA}$ |  |  | 0.40 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}} ; \mathrm{I}_{\mathrm{O}}=100 \mu \mathrm{~A}$ |  | GND | 0.20 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}} \mathrm{I} \mathrm{I}=24 \mathrm{~mA}$ |  |  | 0.55 |  |
| 1 | Input leakage current | $\mathrm{V}_{C C}=3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ or GND |  | $\pm 0.1$ | $\pm 5$ | $\mu \mathrm{A}$ |
| loz | 3-State output OFF-state current | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}} ; \mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 0.1 | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC | Quiescent supply current | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND; $\mathrm{I}_{\mathrm{O}}=0$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| $\Delta_{\text {cc }}$ | Additional quiescent supply current per input pin | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to $3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V} ; \mathrm{I}_{\mathrm{O}}=0$ |  | 5 | 500 | $\mu \mathrm{A}$ |

## NOTE:

1 All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$.

## AC CHARACTERISTICS

GND $=0 \mathrm{~V} ; \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{R}_{\mathrm{L}}=500 \Omega ; \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | WAVEFORM | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{V}_{\text {cc }}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  |  |
|  |  |  | MIN | TYP ${ }^{1}$ | MAX | MIN | MAX |  |
| tPhL/tPLH | $\begin{aligned} & \text { Propagation delay } \\ & D_{n} \text { to } Q_{n} \\ & \hline \end{aligned}$ | Figures 1, 5 | 1.5 | 4.5 | 6.7 | 1.5 | 7.5 | ns |
| tPHLTPLH | Propagation delay LE to $Q_{n}$ | Figures 2, 5 | 1.5 | 4.9 | 7.6 | 1.5 | 8.6 | ns |
| $\mathrm{t}_{\text {PZH }}$ tPZL | 3-state output enable time OE to $Q_{n}$ | Figures 3, 5 | 1.5 | 5.4 | 7.9 | 1.5 | 8.9 | ns |
| $\mathrm{t}_{\text {PHz }}$ tPLZ | 3-state output disable time OE to $Q_{n}$ | Figures 3, 5 | 1.5 | 3.8 | 5.9 | 1.5 | 6.9 | ns |
| $\mathrm{t}_{\mathrm{w}}$ | LE pulse width, HIGH | Figure 4 | 2.0 | 0.7 | - | 2.0 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Set-up time $\mathrm{D}_{\mathrm{n}} \text { to } \mathrm{LE}$ | Figure 4 | 2.0 | 0.5 | - | 2.0 |  | ns |
| $t_{\text {h }}$ | Hold time $\mathrm{D}_{\mathrm{n}}$ to LE | Figure 4 | 1.0 | -0.5 | - | 1.0 |  | ns |

## NOTE:

1 All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$.

## AC WAVEFORMS

$\mathrm{V}_{\mathrm{M}}=1.5 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}} \geq 2.7 \mathrm{~V}$
$\mathrm{V}_{\mathrm{M}}=0.5 \mathrm{~V} \times \mathrm{V}_{\mathrm{CC}}$ at $\mathrm{V}_{\mathrm{CC}}<2.7 \mathrm{~V}$
$\mathrm{V}_{\mathrm{M}}=1.5 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$
$\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ are the typical output voltage drop that occur with the output load.
$\mathrm{V}_{\mathrm{X}}=\mathrm{V}_{\mathrm{OL}}+0.3 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}} \geq 2.7 \mathrm{~V}$
$\mathrm{V}_{\mathrm{X}}=\mathrm{V}_{\mathrm{OL}}+0.1 \times \mathrm{V}_{\mathrm{CC}}$ at $\mathrm{V}_{\mathrm{CC}}<2.7 \mathrm{~V}$
$V_{Y}=V_{O H}-0.3 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}} \geq 2.7 \mathrm{~V}$
$\mathrm{V}_{\mathrm{Y}}=\mathrm{V}_{\mathrm{OH}}-0.1 \times \mathrm{V}_{\mathrm{CC}}$ at $\mathrm{V}_{\mathrm{CC}}<2.7 \mathrm{~V}$


Figure 1. Input $\left(D_{n}\right)$ to output $\left(Q_{n}\right)$ propagation delays.


Figure 2. Latch enable input (LE) pulse width, the latch enable input to output $\left(Q_{n}\right)$ propagation delays.


Figure 3. 3-State enable and disable times.


Figure 4. Data set-up and hold times for the $D_{n}$ input to LE input.
Note to Figure 4: The shaded areas indicate when the input is permitted to change for predictable output performance

TEST CIRCUIT


Figure 5. Load circuitry for switching times.

10-bit transparent latch with 5-volt tolerant inputs/outputs (3-State)


DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | $\begin{gathered} \mathrm{A} \\ \max . \end{gathered}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{b}_{\mathrm{p}}$ | c | $\mathrm{D}^{(1)}$ | $E^{(1)}$ | e | $\mathrm{H}_{\mathrm{E}}$ | L | $L_{p}$ | Q | v | w | y | $z^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 2.65 | $\begin{aligned} & 0.30 \\ & 0.10 \end{aligned}$ | $\begin{aligned} & 2.45 \\ & 2.25 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.49 \\ & 0.36 \end{aligned}$ | $\begin{aligned} & 0.32 \\ & 0.23 \end{aligned}$ | $\begin{aligned} & 15.6 \\ & 15.2 \end{aligned}$ | $\begin{aligned} & 7.6 \\ & 7.4 \end{aligned}$ | 1.27 | $\begin{aligned} & 10.65 \\ & 10.00 \end{aligned}$ | 1.4 | $\begin{aligned} & 1.1 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 1.1 \\ & 1.0 \end{aligned}$ | 0.25 | 0.25 | 0.1 | 0.9 0.4 | $\begin{aligned} & 8^{0} \\ & 0^{\circ} \end{aligned}$ |
| inches | 0.10 | $\begin{aligned} & 0.012 \\ & 0.004 \end{aligned}$ | $\begin{aligned} & 0.096 \\ & 0.089 \end{aligned}$ | 0.01 | $\begin{aligned} & 0.019 \\ & 0.014 \end{aligned}$ | $\begin{aligned} & 0.013 \\ & 0.009 \end{aligned}$ | $\begin{aligned} & 0.61 \\ & 0.60 \end{aligned}$ | $\begin{aligned} & 0.30 \\ & 0.29 \end{aligned}$ | 0.050 | $\begin{aligned} & 0.419 \\ & 0.394 \end{aligned}$ | 0.055 | $\begin{aligned} & 0.043 \\ & 0.016 \end{aligned}$ | $\begin{aligned} & 0.043 \\ & 0.039 \end{aligned}$ | 0.01 | 0.01 | 0.004 | $\begin{aligned} & 0.035 \\ & 0.016 \end{aligned}$ |  |

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |
| SOT137-1 | 075E05 | MS-013AD |  |  | $\begin{aligned} & -95-01-24 \\ & 97-05-22 \end{aligned}$ |

10-bit transparent latch with 5 -volt tolerant inputs/outputs (3-State)


DIMENSIONS (mm are the original dimensions)

| UNIT | A max. | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{b}_{\mathrm{p}}$ | $c$ | $D^{(1)}$ | $E^{(1)}$ | e | $\mathrm{H}_{\mathrm{E}}$ | L | $L_{p}$ | Q | v | W | y | $Z^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 2.0 | $\begin{aligned} & 0.21 \\ & 0.05 \end{aligned}$ | $\begin{aligned} & 1.80 \\ & 1.65 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.38 \\ & 0.25 \end{aligned}$ | $\begin{aligned} & 0.20 \\ & 0.09 \end{aligned}$ | $\begin{aligned} & 8.4 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & 5.4 \\ & 5.2 \end{aligned}$ | 0.65 | $\begin{aligned} & 7.9 \\ & 7.6 \end{aligned}$ | 1.25 | $\begin{aligned} & 1.03 \\ & 0.63 \end{aligned}$ | $\begin{aligned} & 0.9 \\ & 0.7 \end{aligned}$ | 0.2 | 0.13 | 0.1 | 0.8 0.4 | $8^{\circ}{ }^{\circ}$ |

Note

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  |  | EUROPEAN | ISSUE DATE |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PRCC | JEDEC | EIAJ |  |  |  |
| SOT340-1 |  | MO-150AG |  |  | $-93-09-08$ |  |

10-bit transparent latch with 5 -volt tolerant inputs/outputs (3-State)


DIMENSIONS (mm are the original dimensions)

| UNIT | $\mathbf{A}$ <br> max. | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{3}}$ | $\mathbf{b}_{\mathbf{p}}$ | $\mathbf{c}$ | $\mathbf{D}^{(1)}$ | $\mathbf{E}^{(2)}$ | $\mathbf{e}$ | $\mathbf{H}_{\mathbf{E}}$ | $\mathbf{L}$ | $\mathbf{L}_{\mathbf{p}}$ | $\mathbf{Q}$ | $\mathbf{v}$ | $\mathbf{w}$ | $\mathbf{y}$ | $\mathbf{Z}^{(1)}$ | $\boldsymbol{\theta}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.10 | 0.15 | 0.95 | 0.25 | 0.30 | 0.2 | 7.9 | 4.5 | 0.65 | 6.6 | 1.0 | 0.75 | 0.4 | 0.2 | 0.13 | 0.1 | 0.5 | $8^{\circ}$ |

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |
| SOT355-1 |  | MO-153AD |  |  | $\begin{gathered} \hline 93-06-16 \\ 95-02-04 \end{gathered}$ |

10-bit transparent latch with 5-volt tolerant inputs/outputs (3-State)

Data sheet status

| Data sheet <br> status | Product <br> status | Definition [1] |
| :--- | :--- | :--- |
| Objective <br> specification | Development | This data sheet contains the design target or goal specifications for product development. <br> Specification may change in any manner without notice. |
| Preliminary <br> specification | Qualification | This data sheet contains preliminary data, and supplementary data will be published at a later date. <br> Philips Semiconductors reserves the right to make chages at any time without notice in order to <br> improve design and supply the best possible product. |
| Product <br> specification | Production | This data sheet contains final specifications. Philips Semiconductors reserves the right to make <br> changes at any time without notice in order to improve design and supply the best possible product. |

[1] Please consult the most recently issued datasheet before initiating or completing a design.

## Definitions

Short-form specification - The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.
Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.
Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## Disclaimers

Life support - These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.
Right to make changes - Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## Philips Semiconductors

## 811 East Arques Avenue

## P.O. Box 3409

Sunnyvale, California 94088-3409
Telephone 800-234-7381


PHILIPS

