INTEGRATED CIRCUITS

DATA SHEET

74ALS646/74ALS646-1 74ALS648/74ALS648-1

Transceiver/register

Product specification IC05 Data Handbook





Transceiver/register

74ALS646/74ALS646-1 74ALS648/74ALS648-1

74ALS646/646-1 Octal transceiver/register, non-inverting (3-State)
74ALS648/648-1 Octal transceiver/register, inverting (3-State)

FEATURES

 Combines 74ALS245 and two 74ALS374 type functions in one chip

- Independent registers for A and B buses
- Multiplexed real-time and stored data
- Choice of non-inverting and inverting data paths
- 3-State outputs
- \bullet The -1 version sink 48mA I_{OL} within the $\pm 5\%$ V_{CC} range

DESCRIPTION

The 74ALS646/74ALS646-1 and 74ALS648/74ALS648-1 transceivers/registers consist of bus transceiver circuits with 3-State outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes High. Output enable (\overline{OE}) and direction (DIR) and select (SAB, SBA) pins are provided for bus management.

The 74ALS646-1 and 74ALS648-1 will sink 48mA if the V $_{CC}$ is limited to 5.0V ± 0.25 V.

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)	
74ALS646/646-1	140MHz	48mA	
74ALS648/648-1	140MHz	54mA	

ORDERING INFORMATION

	ORDER CODE		
DESCRIPTION	COMMERCIAL RANGE V_{CC} = 5V \pm 10%, T_{amb} = 0°C to +70°C	DRAWING NUMBER	
24-pin plastic DIP	74ALS646N, 74ALS646-1N, 74ALS648N, 74ALS648-1N	SOT222-1	
24-pin plastic SOL	74ALS646D, 74ALS646-1D, 74ALS648D, 74ALS648-1D	SOT137-1	

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74ALS (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A0 – A7	A inputs	1.0/1.0	20μA/0.1mA
B0 – B7	B inputs	1.0/1.0	20μA/0.1mA
CPAB	A-to-B clock input	1.0/1.0	20μA/0.1mA
СРВА	B-to-A clock input	1.0/1.0	20μA/0.1mA
SAB	A-to-B select input	1.0/1.0	20μA/0.1mA
SBA	B-to-A select input	1.0/1.0	20μA/0.1mA
DIR	Data flow directional control input	1.0/1.0	20μA/0.1mA
ŌĒ	Output enable input	1.0/1.0	20μA/0.1mA
A0 – A7, B0 – B7	Data outputs	750/240	15mA/24mA
A0 – A7, B0 – B7	Data outputs (-1 version)	750/480	15mA/48mA

NOTE: One (1.0) ALS unit load is defined as: 20μA in the High state and 0.1mA in the Low state.


Transceiver/register

74ALS646/74ALS646-1 74ALS648/74ALS648-1


PIN CONFIGURATION - 74ALS646/646-1




PIN CONFIGURATION - 74ALS648/648-1




LOGIC SYMBOL - 74ALS646/646-1




LOGIC SYMBOL - 74ALS648/648-1



IEC/IEEE SYMBOL - 74ALS646/646-1



IEC/IEEE SYMBOL - 74ALS648/648-1



Transceiver/register


74ALS646/74ALS646-1 74ALS648/74ALS648-1

BUS MANAGEMENT FUNCTIONS

The following examples demonstrate the four fundamental bus-management functions that can be performed with the 74ALS646/646-1 and 74ALS648/648-1.

The select pins determine whether data is stored or transferred through the device in real time.


The DIR determines which bus will receive data when the OE pin is Low.




Transceiver/register

74ALS646/74ALS646-1 74ALS648/74ALS648-1

LOGIC SYMBOL - 74ALS646/646-1



LOGIC SYMBOL - 74ALS648/648-1



FUNCTION TABLE

						_			
INPUTS			DATA I/O		OPERATING MODE				
ŌĒ	DIR	СРАВ	СРВА	SAB	SBA	An	Bn	74ALS646/74ALS646-1	74ALS648/74ALS648-1
Х	Х	1	Х	Х	Х	Input	Unspecified*	Store A, B unspecified*	Store A, B unspecified*
Х	Х	Х	1	Х	Х	Unspecified*	Input	Store B, A unspecified*	Store B, A unspecified*
Н	Х	1	1	Х	Х	Input	Input	Store A and B data	Store A and B data
Н	Х	H or L	H or L	Х	Х	Input	Input	Isolation, hold storage	Isolation, hold storage
L	L	Х	Х	Х	L	Output	Input	Real time B data to A bus	Real time B data to A bus
L	L	Х	H or L	Х	Н	Output	Input	Stored B data to A bus	Stored B data to A bus
L	Н	Х	Х	Ĺ	Х	Input	Output	Real time A data to B bus	Real time A data to B bus
L	Н	H or L	Х	Н	Х	Input	Output	Stored A data to B bus	Stored A data to B bus

NOTES:

H = High voltage level
L = Low voltage level
X = Don't care

The data output function may be enabled or disabled by various signals at the $\overline{\text{OE}}$ and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every Low-to-High transition of the clock.

Low-to-High clock transition

Transceiver/register

74ALS646/74ALS646-1 74ALS648/74ALS648-1

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT	
V _{CC}	Supply voltage	-0.5 to +7.0	V	
V _{IN}	Input voltage	-0.5 to +7.0	V	
I _{IN}	Input current	−30 to +5	mA	
V _{OUT}	Voltage applied to output in High output state	−0.5 to V _{CC}	V	
1	All versions		48	mA
IOUT	Current applied to output in Low output state	-1 version	96	mA
T _{amb}	Operating free-air temperature range		0 to +70	°C
T _{stg}	Storage temperature range		-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

CVMDOL	PARAMETER			LIMITS			
SYMBOL		MIN	NOM	MAX	UNIT		
V _{CC}	Supply voltage		4.5	5.0	5.5	V	
V _{IH}	High-level input voltage		2.0			V	
V _{IL}	Low-level input voltage				0.8	V	
I _{IK}	Input clamp current				-18	mA	
I _{OH}	High-level output current				-15	mA	
	Law lavel autout aureant	All versions			24	mA	
l _{OL}	Low-level output current	-1 version			48 ¹	mA	
T _{amb}	Operating free-air temperature range		0		+70	°C	

NOTE:

1. The 48mA limit applies only under the condition of $V_{CC} = 5.0V \pm 5\%$.

Transceiver/register

74ALS646/74ALS646-1 74ALS648/74ALS648-1

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

OVMDOL	PARAMETER		TEGT CONDITI	LIMITS				
SYMBOL			TEST CONDITIONS ¹		MIN	TYP ²	MAX	UNIT
			$V_{CC}\pm 10\%$, $V_{IL}=MAX$,	$I_{OH} = -0.4$ mA	V _{CC} -2			V
V_{OH}	High-level output voltage		V _{IH} = MIN	$I_{OH} = -3mA$	2.4	3.2		V
OH	l ng. 1818. sa.pat 18.tags		$V_{CC} = MIN, V_{IL} = MAX,$ $V_{IH} = MIN$	I _{OH} = -15mA	2.0			V
		All versions	V _{CC} = MIN, V _{IL} = MAX,	I _{OL} = 12mA		0.25	0.40	V
V_{OL}	Low-level output voltage	All versions	V _{IH} = MIN	I _{OL} = 24mA		0.35	0.50	V
OL		-1 versions	$V_{CC} = 4.75V$, $V_{IL} = MAX$, $V_{IH} = MIN$	I _{OL} = 48mA		0.35	0.50	V
V _{IK}	Input clamp voltage	•	$V_{CC} = MIN, I_I = I_{IK}$			-0.73	-1.5	V
	Input current at maxi-	control inputs	$V_{CC} = MAX, V_I = 7.0V$				0.1	mA
t _l	mum input voltage	A or B ports	$V_{CC} = MAX, V_I = 5.5V$				0.1	mA
I _{IH}	High-level input current ³		$V_{CC} = MAX, V_I = 2.7V$				20	μΑ
I _{IL}	Low-level input current ³		$V_{CC} = MAX, V_I = 0.4V$				-0.1	mA
Io	Output current ⁴		$V_{CC} = MAX, V_O = 2.25V$		-30		-112	mA
		Іссн				40	57	mA
I_{CC}	Supply current (total)	I _{CCL}	V _{CC} = MAX	V _{CC} = MAX		53	78	mA
	I _{CCZ}					51	72	mA

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
 All typical values are at V_{CC} = 5V, T_{amb} = 25°C.
 For I/O ports, the parameter I_{IH} and I_{IL} include the off-state current.
 The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

AC ELECTRICAL CHARACTERISTICS FOR 74ALS646/74ALS646-1

			LIM		
SYMBOL	PARAMETER	TEST CONDITION	T _{amb} = 0°C V _{CC} = +5. C _L = 50pF,	UNIT	
			MIN	MAX	
f _{max}	Maximum clock frequency	Waveform 1	100		MHz
t _{PLH} t _{PHL}	Propagation delay CPBA to An, CPAB to Bn	Waveform 1	5.0 6.0	13.0 13.0	ns
t _{PLH} t _{PHL}	Propagation delay An to Bn or Bn to An	Waveform 2, 3	2.0 3.0	8.0 9.0	ns
t _{PLH} t _{PHL}	Propagation delay SBA to An or SAB to Bn (A or B Low)	Waveform 2, 3	5.0 5.0	13.0 11.0	ns
t _{PLH} t _{PHL}	Propagation delay SBA to An or SAB to Bn (A or B High)	Waveform 2, 3	5.0 5.0	11.0 11.0	ns
t _{PZH}	Output enable time OE to An or Bn	Waveform 5 Waveform 6	3.0 5.0	9.0 11.0	ns
t _{PHZ} t _{PLZ}	Output disable time OE to An or Bn	Waveform 5 Waveform 6	2.0 3.0	8.0 10.0	ns
t _{PZH} t _{PZL}	Output enable time DIR to An or Bn	Waveform 5 Waveform 6	2.0 5.0	10.0 12.0	ns
t _{PHZ} t _{PLZ}	Output disable time DIR to An or Bn	Waveform 5 Waveform 6	2.0 3.0	10.0 13.0	ns

Transceiver/register

74ALS646/74ALS646-1 74ALS648/74ALS648-1

AC ELECTRICAL CHARACTERISTICS FOR 74ALS648/74ALS648-1

			LIM	UNIT	
SYMBOL	PARAMETER	TEST CONDITION	T _{amb} = 0°0 V _{CC} = +5. C _L = 50pF,		
			MIN	MAX	
f _{max}	Maximum clock frequency	Waveform 1	100		MHz
t _{PLH} t _{PHL}	Propagation delay CPBA to An, CPAB to Bn	Waveform 1	5.0 6.0	13.0 13.0	ns
t _{PLH} t _{PHL}	Propagation delay An to Bn or Bn to An	Waveform 2, 3	1.0 3.0	7.0 9.0	ns
t _{PLH} t _{PHL}	Propagation delay SBA to An or SAB to Bn (A or B Low)	Waveform 2, 3	5.0 5.0	13.0 11.0	ns
t _{PLH} t _{PHL}	Propagation delay SBA to An or SAB to Bn (A or B High)	Waveform 2, 3	4.0 5.0	11.0 11.0	ns
t _{PZH} t _{PZL}	Output enable time OE to An or Bn	Waveform 5 Waveform 6	2.0 4.0	8.0 13.0	ns
t _{PHZ} t _{PLZ}	Output disable time OE to An or Bn	Waveform 5 Waveform 6	1.0 2.0	8.0 10.0	ns
t _{PZH} t _{PZL}	Output enable time DIR to An or Bn	Waveform 5 Waveform 6	3.0 5.0	10.0 12.0	ns
t _{PHZ} t _{PLZ}	Output disable time DIR to An or Bn	Waveform 5 Waveform 6	2.0 2.0	11.0 11.0	ns

AC SETUP REQUIREMENTS

			LIM		
SYMBOL	PARAMETER	TEST CONDITION	T _{amb} = 0°0 V _{CC} = +5. C _L = 50pF,	UNIT	
t _{su} (H) t _{su} (L)	Setup time, High or Low An or Bn to CPAB or CPBA	Waveform 4	5.0 5.0		ns
t _h (H) t _h (L)	Hold time, High or Low An or Bn to CPAB or CPBA	Waveform 4	0.0 1.0		ns
t _w (H) t _w (L)	Pulse width, High or Low CPAB or CPBA	Waveform 1	6.0 4.0		ns


Transceiver/register

74ALS646/74ALS646-1 74ALS648/74ALS648-1


AC WAVEFORMS

For all waveforms, $V_M = 1.3V$.


The shaded areas indicate when the input is permitted to change for predictable output performance.




Waveform 1. Propagation Delay for Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency




Waveform 2. Propagation Delay for An to Bn or Bn to An and SAB or SBA to An or Bn




Waveform 3. Propagation Delay for An to Bn or Bn to An and SAB or SBA to An or Bn



Waveform 4. Data Setup Time and Hold Times



Waveform 5. 3-State Output Enable Time to High Level and Output Disable Time from High Level




Waveform 6. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

Transceiver/register

74ALS646/74ALS646-1 74ALS648/74ALS648-1

TEST CIRCUIT AND WAVEFORMS



Test Circuit for 3-State and Open Collector Outputs


SWITCH POSITION

TEST	SWITCH
t _{PLZ} , t _{PZL}	closed
open collector	closed
All other	open

DEFINITIONS:

Load resistor;
see AC electrical characteristics for value.
Load capacitance includes jig and probe capacitance;
see AC electrical characteristics for value.

Termination resistance should be equal to Z_{OUT} of pulse generators.



Input Pulse Definition

Family	INPUT PULSE REQUIREMENTS					
ramily	Amplitude V _M Rep		Rep.Rate	t _w	t _{TLH}	t _{THL}
74ALS	3.5V	1.3V	1MHz	500ns	2.0ns	2.0ns


SC00126

Transceiver/register

74ALS646/74ALS646-1 74ALS648/74ALS648-1

DIP24: plastic dual in-line package; 24 leads (300 mil)

SOT222-1





DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	Мн	w	Z ⁽¹⁾ max.
mm	4.70	0.38	3.94	1.63 1.14	0.56 0.43	0.36 0.25	31.9 31.5	6.73 6.48	2.54	7.62	3.51 3.05	8.13 7.62	10.03 7.62	0.25	2.05
inches	0.185	0.015	0.155	0.064 0.045	0.022 0.017	0.014 0.010	1.256 1.240	0.265 0.255	0.100	0.300	0.138 0.120	0.32 0.30	0.395 0.300	0.01	0.081

Note

1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT222-1		MS-001AF				95-03-11

Transceiver/register

74ALS646/74ALS646-1 74ALS648/74ALS648-1

SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

Dimillion	Binicholotto (international die derived from the original film difficional)																	
UNIT	A max.	Α1	A ₂	A ₃	bр	c	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Ø	v	w	у	z ⁽¹⁾	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	15.6 15.2	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10		0.096 0.089	0.01		0.013 0.009	0.61 0.60	0.30 0.29	0.050	0.42 0.39	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT137-1	075E05	MS-013AD				-92-11-17 95-01-24

Transceiver/register

74ALS646/74ALS646-1 74ALS648/74ALS648-1

DEFINITIONS								
Data Sheet Identification	Product Status	Definition						
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.						
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.						
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.						

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1997 All rights reserved. Printed in U.S.A.

Let's make things better.

Philips Semiconductors



