## DATA SHEET

## 74F175*, 74F175A <br> Quad D flip-flop

* Discontinued part. Please see the Discontinued Product List in Section 1, page 21.

Product specification
IC15 Data Handbook

## FEATURES

- Four edge-triggered D-type flip-flops
- Buffered common clock
- Buffered asynchronous Master Reset
- True and complementary outputs
- Industrial temperature range available $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$
- PNP light loading inputs


## DESCRIPTION

The 74F175A is a quad, edge-triggered D-type flip-flop with individual $D$ inputs and both $Q$ and $\bar{Q}$ outputs. The common buffered Clock (CP) and Master Reset ( $\overline{\mathrm{MR}}$ ) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the Low-to-High clock transition is transferred to the corresponding flip-flop's Q output.

All Q outputs will be forced Low independently of clock or data inputs by a Low voltage level on the MR input. The device is useful for applications where both true and complementary outputs are required, and the CP and $\overline{\mathrm{MR}}$ are common to all storage elements.

## PIN CONFIGURATION



| TYPE | TYPICAL $\mathrm{f}_{\max }$ | TYPICAL SUPPLY <br> CURRENT (TOTAL) |
| :---: | :---: | :---: |
| 74 F 175 A | 160 MHz | 22 mA |

ORDERING INFORMATION

| DESCRIPTION | ORDER CODE |  |
| :---: | :---: | :---: |
|  | COMMERCIAL RANGE <br> $\mathbf{V}_{\mathrm{Cc}}=5 \mathrm{~V} \pm 10 \%$, <br> $\mathrm{T}_{\mathrm{amb}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |
| 16-pin plastic DIP | 74 F 175 AN | SOT38-4 |
| 16-pin plastic SO | 74 F 175 AD | SOT109-1 |

INPUT AND OUTPUT LOADING AND FAN OUT TABLE

| PINS | DESCRIPTION |  | 74F (U.L.) <br> HIGH/LOW | LOAD VALUE HIGH/LOW |
| :---: | :---: | :---: | :---: | :---: |
| D0 - D3 | Data inputs | 74F175A | 1.0/0.033 | $20 \mu \mathrm{~A} / 20 \mu \mathrm{~A}$ |
| $\overline{\mathrm{MR}}$ | Master reset input (active-Low) | 74F175A | 1.0/0.033 | $20 \mu \mathrm{~A} / 20 \mu \mathrm{~A}$ |
| CP | Clock input (active rising edge) | 74F175A | 1.0/0.033 | $20 \mu \mathrm{~A} / 20 \mu \mathrm{~A}$ |
| Q0-Q3 | True outputs |  | 50/33 | $1.0 \mathrm{~mA} / 20 \mathrm{~mA}$ |
| Q0-Q3 | Complementary outputs |  | 50/33 | $1.0 \mathrm{~mA} / 20 \mathrm{~mA}$ |

## NOTE:

One (1.0) FAST unit load is defined as: $20 \mu \mathrm{~A}$ in the High state and 0.6 mA in the Low state.

## Quad D flip-flop

LOGIC SYMBOL


IEC/IEEE SYMBOL


## LOGIC DIAGRAM



## FUNCTION TABLE

| INPUTS |  |  | OUTPUTS |  | OPERATING <br> MODE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathbf{M R}}$ | $\mathbf{C P}$ | $\mathbf{D n}$ | $\mathbf{Q}_{\mathbf{n}}$ | $\overline{\mathbf{Q}}_{\mathbf{n}}$ |  |
| L | X | X | L | H | Reset (clear) |
| H | $\uparrow$ | h | H | L | Load "1" |
| H | $\uparrow$ | I | L | H | Load "0" |

$\mathrm{H}=$ High voltage level
$\mathrm{h}=$ High state must be present one setup time before the Low-to-High clock transition
$\mathrm{L}=$ Low voltage level
I = Low state must be present one setup time before the Low-to-High clock transition
$X=$ Don't care
$\uparrow=$ Low-to-High clock transition

## ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limit set forth in this table may impair the useful life of the device.
Unless otherwise noted these limits are over the operating free air temperature range.)

| SYMBOL | PARAMETER |  | RATING | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage |  | -0.5 to +7.0 | V |
| $\mathrm{V}_{\text {IN }}$ | Input voltage |  | -0.5 to +7.0 | V |
| 1 IN | Input current |  | -30 to +5 | mA |
| V OUT | Voltage applied to output in High output state |  | -0.5 to $\mathrm{V}_{\mathrm{CC}}$ | V |
| Iout | Current applied to output in Low output state |  | 40 | mA |
| Tamb | Operating free air temperature range | Commercial range | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
|  |  | Industrial range | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature range |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Quad D flip-flop

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | NOM | MAX |  |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage |  | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  |  | 0.8 | V |
| $\mathrm{I}_{\text {IK }}$ | Input clamp current |  |  |  | -18 | mA |
| $\mathrm{IOH}^{\text {a }}$ | High-level output current |  |  |  | -1 | mA |
| $\mathrm{IOL}^{\text {l }}$ | Low-level output current |  |  |  | 20 | mA |
| Tamb | Operating free air temperature range | Commercial range | 0 |  | +70 | ${ }^{\circ} \mathrm{C}$ |
|  |  | Industrial range | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |

DC ELECTRICAL CHARACTERISTICS
(Over recommended operating free-air temperature range unless otherwise noted.)

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{1}$ |  | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP ${ }^{2}$ | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{~V}_{\mathrm{IL}}=\mathrm{MAX}, \\ & \mathrm{~V}_{\mathrm{IH}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=\mathrm{MAX} \end{aligned}$ | $\pm 10 \% \mathrm{~V}_{\text {cc }}$ | 2.5 |  |  | V |
|  |  |  | $\pm 5 \% \mathrm{~V}_{\text {cc }}$ | 2.7 | 3.4 |  |  |
| V OL | Low-level output voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{~V}_{\mathrm{IL}}=\mathrm{MAX}, \\ & \mathrm{~V}_{\mathrm{IH}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=\mathrm{MAX} \end{aligned}$ | $\pm 10 \% \mathrm{~V}_{\mathrm{CC}}$ |  | 0.30 | 0.5 | V |
|  |  |  | $\pm 5 \% \mathrm{~V}_{\text {cc }}$ |  | 0.30 | 0.5 |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Input clamp voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{I}}=\mathrm{I}_{\mathrm{IK}}$ |  |  | -0.73 | -1.2 | V |
| I | Input current at maximum input voltage | $\mathrm{V}_{\mathrm{CC}}=0.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=7.0 \mathrm{~V}$ |  |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | High-level input current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{I}}=2.7 \mathrm{~V}$ |  |  |  | 20 | $\mu \mathrm{A}$ |
| IIL | Low-level input current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{I}}=0.5 \mathrm{~V}$ | 74F175A |  |  | -20 | $\mu \mathrm{A}$ |
| Ios | Short-circuit output current ${ }^{3}$ | $V_{C C}=M A X$ |  | -60 |  | -150 | mA |
| ICC | Supply current (total) | $V_{C C}=M A X$ | 74F175A |  | 22 | 31 | mA |

Notes to DC electrical characteristics

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
2. All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time. For testing los, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, los tests should be performed last.

AC ELECTRICAL CHARACTERISTICS FOR 74F175A

| SYMBOL | PARAMETER | TEST CONDITION | LIMITS |  |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{Cc}}=+5 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \\ \hline \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ |  |  |
|  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {max }}$ | Maximum clock frequency | Waveform 1 | 140 | 160 |  | 125 |  | 110 |  | MHz |
| $\begin{aligned} & t_{\text {PLH }} \\ & t_{\text {PHL }} \end{aligned}$ | Propagation delay CP to Qn or $\bar{Q}$ | Waveform 1 | $\begin{aligned} & 3.0 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 8.5 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 7.5 \\ & 9.0 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 4.0 \end{aligned}$ | $\begin{gathered} 8.0 \\ 10.0 \end{gathered}$ | ns |
| $\begin{aligned} & t_{\text {PLH }} \\ & t_{\text {PHL }} \end{aligned}$ | Propagation delay MR to Qn | Waveform 3 | 4.5 | 6.5 | 9.0 | 4.5 | 10.0 | 4.5 | 11.0 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PHL}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation delay MR to Qn | Waveform 3 | 4.5 | 6.0 | 8.0 | 4.0 | 9.0 | 4.0 | 10.0 | ns |

## Quad D flip-flop

AC SETUP REQUIREMENTS FOR 74F175A

| SYMBOL | PARAMETER | TEST CONDITION | LIMITS |  |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{Cc}}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ |  |  |
|  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup time, High or Low Dn to CP | Waveform 2 | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ |  |  | 3.5 3.5 |  | 4.0 4.0 |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{h}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{h}}(\mathrm{~L}) \end{aligned}$ | Hold time, High or Low Dn to CP | Waveform 2 | $\begin{aligned} & 0.0 \\ & 0.0 \end{aligned}$ |  |  | 0.0 0.0 |  | $\begin{aligned} & 0.0 \\ & 0.0 \end{aligned}$ |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{w}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{w}}(\mathrm{~L}) \end{aligned}$ | CP Pulse width High or Low | Waveform 1 | 3.0 4.0 |  |  | 3.5 5.0 |  | 4.0 5.5 |  | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{L})$ | MR Pulse width Low | Waveform 3 | 3.5 |  |  | 3.5 |  | 4.0 |  | ns |
| $t_{\text {REC }}$ | Recovery time MR to CP | Waveform 3 | 4.0 |  |  | 4.5 |  | 5.0 |  | ns |

## AC WAVEFORMS

For all waveforms, $\mathrm{V}_{\mathrm{M}}=1.3 \mathrm{~V}$.


Waveform 1. Propagation delay for clock input to output, clock pulse width, and maximum clock frequency


Waveform 2. Data setup time and hold times


Waveform 3. Master Reset pulse width, Master Reset to output delay and Master Reset to Clock recovery time

## Quad D flip-flop

## TEST CIRCUIT AND WAVEFORMS



Test Circuit for Totem-Pole Outputs


## DEFINITIONS:

$R_{L}=$ Load resistor; see AC ELECTRICAL CHARACTERISTICS for value.
$C_{L}=$ Load capacitance includes jig and probe capacitance; see AC ELECTRICAL CHARACTERISTICS for value.
$\mathrm{R}_{\mathrm{T}}=$ Termination resistance should be equal to $\mathrm{Z}_{\text {OUT }}$ of pulse generators.

Input Pulse Definition

| family | INPUT PULSE REQUIREMENTS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | amplitude | $\mathbf{V}_{\mathbf{M}}$ | rep. rate | $\mathbf{t}_{\mathbf{w}}$ | $\mathbf{t}_{\mathbf{T L H}}$ | $\mathbf{t}_{\mathbf{T H L}}$ |
| 74 F | 3.0 V | 1.5 V | 1 MHz | 500 ns | 2.5 ns | 2.5 ns |

## Quad D flip-flop

74F175*, 74F175A


DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | $\begin{gathered} \mathrm{A} \\ \max . \end{gathered}$ | $A_{1}$ min. | $\begin{gathered} A_{2} \\ \max . \end{gathered}$ | b | $\mathrm{b}_{1}$ | $\mathrm{b}_{2}$ | c | $\mathrm{D}^{(1)}$ | $E^{(1)}$ | e | $\mathbf{e}_{1}$ | L | $\mathrm{M}_{\mathrm{E}}$ | $\mathbf{M}_{\mathrm{H}}$ | w | $\underset{\max }{Z^{(1)}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 4.2 | 0.51 | 3.2 | $\begin{aligned} & 1.73 \\ & 1.30 \end{aligned}$ | $\begin{aligned} & 0.53 \\ & 0.38 \end{aligned}$ | $\begin{aligned} & 1.25 \\ & 0.85 \end{aligned}$ | $\begin{aligned} & 0.36 \\ & 0.23 \end{aligned}$ | $\begin{aligned} & 19.50 \\ & 18.55 \end{aligned}$ | $\begin{aligned} & 6.48 \\ & 6.20 \end{aligned}$ | 2.54 | 7.62 | $\begin{aligned} & 3.60 \\ & 3.05 \end{aligned}$ | $\begin{aligned} & 8.25 \\ & 7.80 \end{aligned}$ | $\begin{gathered} 10.0 \\ 8.3 \end{gathered}$ | 0.254 | 0.76 |
| inches | 0.17 | 0.020 | 0.13 | $\begin{aligned} & 0.068 \\ & 0.051 \end{aligned}$ | $\begin{aligned} & 0.021 \\ & 0.015 \end{aligned}$ | $\begin{aligned} & 0.049 \\ & 0.033 \end{aligned}$ | $\begin{aligned} & 0.014 \\ & 0.009 \end{aligned}$ | $\begin{aligned} & 0.77 \\ & 0.73 \end{aligned}$ | $\begin{aligned} & 0.26 \\ & 0.24 \end{aligned}$ | 0.10 | 0.30 | $\begin{aligned} & 0.14 \\ & 0.12 \end{aligned}$ | $\begin{aligned} & 0.32 \\ & 0.31 \end{aligned}$ | $\begin{aligned} & 0.39 \\ & 0.33 \end{aligned}$ | 0.01 | 0.030 |

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  |  | EUROPEAN <br> PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |  |
| SOT38-4 |  |  |  |  | $-92-11-17$ |  |

[^0]

DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | $\mathbf{A}$ <br> $\mathbf{m a x}$. | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{3}}$ | $\mathbf{b}_{\mathbf{p}}$ | $\mathbf{c}$ | $\mathbf{D}^{(1)}$ | $\mathbf{E}^{(1)}$ | $\mathbf{e}$ | $\mathbf{H}_{\mathbf{E}}$ | $\mathbf{L}$ | $\mathbf{L}_{\mathbf{p}}$ | $\mathbf{Q}$ | $\mathbf{v}$ | $\mathbf{w}$ | $\mathbf{y}$ | $\mathbf{Z}^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.75 | 0.25 | 1.45 | 0.25 | 0.49 | 0.25 | 10.0 | 4.0 | 1.27 | 6.2 <br>  | 0.10 | 1.25 | 0.25 | 1.05 | 1.0 | 0.7 | 0.25 | 0.25 |

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  |  | EUROPEAN <br> PROJJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |  |
| SOT109-1 | 076E07S | MS-012AC |  |  | $-95-01-23$ |  |

[^1]Data sheet status

| Data sheet <br> status | Product <br> status | Definition [1] |
| :--- | :--- | :--- |
| Objective <br> specification | Development | This data sheet contains the design target or goal specifications for product development. <br> Specification may change in any manner without notice. |
| Preliminary <br> specification | Qualification | This data sheet contains preliminary data, and supplementary data will be published at a later date. <br> Philips Semiconductors reserves the right to make chages at any time without notice in order to <br> improve design and supply the best possible product. |
| Product <br> specification | Production | This data sheet contains final specifications. Philips Semiconductors reserves the right to make <br> changes at any time without notice in order to improve design and supply the best possible product. |

[1] Please consult the most recently issued datasheet before initiating or completing a design.

## Definitions

Short-form specification - The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## Disclaimers

Life support - These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes - Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors
© Copyright Philips Electronics North America Corporation 1998
811 East Arques Avenue
All rights reserved. Printed in U.S.A.
P.O. Box 3409

Sunnyvale, California 94088-3409
Telephone 800-234-7381
print code
Date of release: 10-98
Document order number:

* Discontinued part. Please see the Discontinued Product List in Section 1, page 21.


## Let's make things better.


[^0]:    * Discontinued part. Please see the Discontinued Product List.

[^1]:    * Discontinued part. Please see the Discontinued Product List.

