## **INTEGRATED CIRCUITS**

## DATA SHEET

# 74F195A4-bit parallel-access shift register

**Product specification** 

1996 Mar 12

IC15 Data Handbook





## 4-bit parallel-access shift register

74F195A

#### **FEATURES**

- Shift right and parallel load capability
- J − K
   (D) inputs to first stage
- Complement output from last stage
- Asynchronous Master Reset
- Diode inputs

## **DESCRIPTION**

The 74F195A is a 4-Bit Parallel Access Shift Register and its functional characteristics are indicated in the Logic Diagram and Function Table. This device is useful in a variety of shifting, counting and storage applications. It performs serial, parallel, serial to parallel, or parallel to serial data transfers at very high speeds.

The 74F195A operates in two primary modes: shift right (Q0 $\rightarrow$ Q1) and parallel load, which are controlled by the state of the Parallel Enable ( $\overline{PE}$ ) input. Serial data enters the first flip-flop (Q0) via the J and  $\overline{K}$  inputs when the  $\overline{PE}$  input is High, and is shifted one bit in the direction Q0 $\rightarrow$ Q1 $\rightarrow$ Q2 $\rightarrow$ Q3 following each Low-to-High clock transition

The J and  $\overline{K}$  inputs provide the flexibility of the J- $\overline{K}$  type input for special applications, and by tying the two together the simple D-type input is made for general applications.


The device appears as four common clocked D flip-flops when the  $\overline{\text{PE}}$  input is Low. After the Low-to-High clock transition, data on the parallel inputs (D0–D3) is transferred to the respective Q0–Q3 outputs. Shift left operation (Q3–Q2) can be achieved by tying the Qn outputs to the Dn-1 inputs and holding the  $\overline{\text{PE}}$  input Low.

All parallel and serial data transfers are synchronous, occurring after each Low-to-High clock transition. The 74F195A utilizes edge-triggering, therefore there is no restriction on the activity of the

 $J,\,\overline{K},\, Dn,\, and\, \overline{PE}$  inputs for logic operation, other than the set-up and hold time requirements.

A Low on the asynchronous Master Reset ( $\overline{MR}$ ) input sets all Q outputs Low, independent of any other input condition.

## **PIN CONFIGURATION**



TYPE		TYPICAL f <sub>MAX</sub>	TYPICAL SUPPLY CURRENT (TOTAL)
74F195	A	180MHz	40mA

## ORDERING INFORMATION

DESCRIPTION	COMMERCIAL RANGE $V_{CC}$ = 5V $\pm 10\%$ , $T_{amb}$ = 0°C to +70°C	PKG. DWG. #		
16-pin plastic DIP	N74F195AN	SOT 38-4		
16-pin plastic SO	N74F195AD	SOT 109-1		

#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION		74F (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D0-D3	Data inputs	74F195	1.0/0.033	20μΑ/20μΑ
D0-D3	Data inputs	74F195A	1.0/1.0	20μA/0.6mA
J, K	J-K or D type serial inputs	74F195	1.0/0.033	20μΑ/20μΑ
J, K	13-K of D type Serial Inputs	74F195A	1.0/1.0	20μA/0.6mA
CP	Clock Pulse input (active rising edge)	74F195	1.0/0.033	20μΑ/20μΑ
l CP	Clock Pulse input (active rising eage)	74F195A	1.0/1.0	20μA/0.6mA
MR	Mostor Docat input (active Law)	74F195	2.0/0.066	40μΑ/40μΑ
IVIR	Master Reset input (active Low)	74F195A	1.0/1.0	20μA/0.6mA
Q0–Q3, \(\overline{Q}3\)	Data outputs	50/33	1.0mA/20mA	


#### NOTE:

One (1.0) FAST unit load is defined as: 20µA in the High state and 0.6mA in the Low state.


## 4-bit parallel-access shift register

74F195A


## **LOGIC SYMBOL**



## **IEC/IEEE SYMBOL**



## **LOGIC DIAGRAM**



## 4-bit parallel-access shift register

74F195A

## **FUNCTION TABLE**

		INP	JTS			OUTPUTS					OPERATING MODES
MR	СР	PE	J	K	Dn	Q0	Q1	Q2	Q3	Q3	OPERATING MODES
L	Х	Х	Х	Х	Х	L	L	L	L	Н	Reset (clear)
н	<b>↑</b>	h	h	h	Х	Н	q0	q1	q2	$\overline{q}2$	Shift, set First stage
н	1	h	I	ı	Х	L	q0	q1	q2	$\overline{q}2$	Shift, reset First stage
н	<b>↑</b>	h	h	I	Х	<del>q</del> 0	q0	q1	q2	$\overline{q}2$	Shift, toggle First stage
н	<b>↑</b>	h	1	h	Х	q0	q0	q1	q2	$\overline{q}2$	Shift, retain First stage

H = High voltage level

H = High voltage level
h = High voltage level one setup time prior to Low-to-High clock transition
L = Low voltage level
l = Low voltage level one setup time prior to Low-to-High clock transition
X = Don't care
↑ = Low-to-High clock transition
dn(qn) = Lower case letters indicate the state of the referenced input (or output) one setup time prior to the Low-to-High clock transition.

## **ABSOLUTE MAXIMUM RATINGS**

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Supply voltage	-0.5 to +7.0	V
V <sub>IN</sub>	Input voltage	-0.5 to +7.0	V
I <sub>IN</sub>	Input current	-30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in High output state	–0.5 to +V <sub>CC</sub>	V
I <sub>OUT</sub>	Current applied to output in Low output state	40	mA
T <sub>amb</sub>	Operating free-air temperature range	0 to +70	°C
T <sub>stg</sub>	Storage temperature	-65 to +150	°C

## **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER		LIMITS		UNIT
STIMBUL	PARAMETER	MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	High-level input voltage	2.0			V
V <sub>IL</sub>	Low-level input voltage			0.8	V
I <sub>IK</sub>	Input clamp current			-18	mA
I <sub>OH</sub>	High-level output current			-1	mA
I <sub>OL</sub>	Low-level output current			20	mA
T <sub>amb</sub>	Operating free-air temperature range	0		70	°C

1996 Mar 12

## 4-bit parallel-access shift register

74F195A

## DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

					LIMITS			
SYMBOL	PARAMETER	TEST CONDITIO	TEST CONDITIONS <sup>NO TAG</sup>				UNIT	
V	High level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX	±10%V <sub>CC</sub>	2.5			V	
V <sub>OH</sub>	High-level output voltage	$V_{IH} = MIN, I_{OH} = MAX$	±5%V <sub>CC</sub>	2.7	3.4		V	
V	Low lovel submit voltage	$V_{CC} = MIN, V_{IL} = MAX$	±10%V <sub>CC</sub>		0.35	0.50	V	
V <sub>OL</sub>	Low-level output voltage	$V_{IH} = MIN, I_{OL} = MAX$	±5%V <sub>CC</sub>		0.35	0.50	V	
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$			-0.73	-1.2	V	
I <sub>I</sub>	Input current at maximum input voltage	$V_{CC} = MAX, V_I = 7.0V$	74F195A			100	μА	
I <sub>IH</sub>	High-level input current	$V_{CC} = MAX, V_I = 2.7V$	all others			20	μА	
I <sub>IL</sub>	Low-level input current	$V_{CC} = MAX, V_I = 0.5V$	74F195A			-600	mA	
I <sub>OS</sub>	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX		-60		-150	mA	
I <sub>CC</sub>	Supply current (total)	V <sub>CC</sub> = MAX	74F195A		40	58	mA	

## NOTES:

## **AC ELECTRICAL CHARACTERISTICS**

						LIM	ITS		
SYMBOL	PARAME <sup>-</sup>	TER	TEST CONDITION	Ta	/ <sub>CC</sub> = +5\ <sub>mb</sub> = +25 0pF, R <sub>L</sub> =	°C	V <sub>CC</sub> = +5 T <sub>amb</sub> = 0°C C <sub>L</sub> = 50pF,	UNIT	
			MIN	TYP	MAX	MIN	MAX		
,	Maximum clock Load m		Waveform	165	180		150		MHz
f <sub>MAX</sub> fred	frequency	Shift mode	NO TAG	180	190		170		IVII IZ
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to Qn		Waveform NO TAG	3.0 2.5	5.0 4.0	9.5 7.0	2.5 2.0	10.0 7.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to Q3		Waveform NO TAG	2.0 2.0	5.5 4.0	9.5 6.5	2.5 2.0	9.5 7.0	ns
t <sub>PHL</sub>	Propagation delay MR to Qn		Waveform 2	2.0	4.0	7.0	2.0	7.0	ns
t <sub>PLH</sub>	Propagation delay MR to Q3		Waveform 2	2.5	4.5	8.0	2.0	10.0	ns

1996 Mar 12 5

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
 All typical values are at V<sub>CC</sub> = 5V, T<sub>amb</sub> = 25°C.
 Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.


## **AC SETUP REQUIREMENTS**

					LIM	ITS		
SYMBOL	PARAMETER	TEST CONDITION	T <sub>ai</sub> C <sub>L</sub> = 5	/ <sub>CC</sub> = +5\ <sub>mb</sub> = +25 0pF, R <sub>L</sub> =	/ °C : <b>500</b> Ω	V <sub>CC</sub> = +5 T <sub>amb</sub> = 0°C C <sub>L</sub> = 50pF,	UNIT	
			MIN	TYP	MAX	MIN	MAX	
t <sub>S</sub> (H) t <sub>S</sub> (L)	Setup time, High or Low J, $\overline{K}$ and Dn to CP	Waveform 3	2.5 2.5			2.5 2.5		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, High or Low J, K and Dn to CP	Waveform 3	0.0 1.0			0.0 1.0		ns
t <sub>S</sub> (H) t <sub>S</sub> (L)	Setup time, High or Low PE to CP	Waveform 4	2.0 2.5			2.0 2.5		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, High or Low PE to CP	Waveform 4	0.0 0.0			0.0 0.0		ns
t <sub>W</sub> (H)	CP Pulse width High	Waveform NO TAG	4.5			4.5		ns
t <sub>W</sub> (L)	MR Pulse width Low	Waveform 2	4.5			4.5		ns
t <sub>REC</sub>	Recovery time MR to CP	Waveform 2	2.5			3.0		ns


## **AC WAVEFORMS**

For all waveforms,  $V_M = 1.5V$ .


The shaded areas indicate when the input is permitted to change for predictable output performance.




Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency



Waveform 2. Data Setup and Hold Times



Waveform 3. Master Reset Pulse Width, Master Reset to Output Delay, and Master Reset to Clock Recovery Time




Waveform 4. Setup and Hold Times, Parallel Enable to Clock

## 4-bit parallel-access shift register

74F195A

## **TEST CIRCUIT AND WAVEFORMS**



pulse generators.

family	INP	INPUT PULSE REQUIREMENTS										
family	amplitude	$V_{\text{M}}$	rep. rate	t <sub>w</sub>	t <sub>TLH</sub>	t <sub>THL</sub>						
74F	3.0V	1.5V	1MHz	500ns	2.5ns	2.5ns						

SF00006


1996 Mar 12

## 4-bit parallel-access shift register

74F195A

DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



0 5 10 mm scale

## DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A	A <sub>.1</sub>	A <sub>2</sub>	b	b <sub>1</sub>	b <sub>2</sub>	С	D (1)	E <sup>(1)</sup>	e	e₁	L	ME	Мн	w	Z <sup>(1)</sup>
	max.	min.	max.	-	"	- 2		_		Ů	,					max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.030

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC EIAJ			
SOT38-4					<del>92-11-17</del> 95-01-14

## 4-bit parallel-access shift register

74F195A

**NOTES** 

## 4-bit parallel-access shift register

74F195A

## Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

<sup>[1]</sup> Please consult the most recently issued datasheet before initiating or completing a design.

#### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition** — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 10-98

Document order number: 9397-750-05096

Let's make things better.

Philips Semiconductors



