

# DATA SHEET

## **74F50728**

Synchronizing cascaded dual positive edge-triggered D-type flip-flop

Positive specification

1990 Sep 14

IC15 Data Handbook

# Synchronizing cascaded dual positive edge-triggered D-type flip-flop

## 74F50728

### FEATURES

- Metastable immune characteristics
- Output skew less than 1.5ns
- See 74F5074 for synchronizing dual D-type flip-flop
- See 74F50109 for synchronizing dual J- $\bar{K}$  positive edge-triggered flip-flop
- See 74F50729 for synchronizing dual dual D-type flip-flop with edge-triggered set and reset
- Industrial temperature range available ( $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ )

### DESCRIPTION

The 74F50728 is a cascaded dual positive edge-triggered D-type featuring individual data, clock, set and reset inputs; also true and complementary outputs.

Set ( $\bar{S}Dn$ ) and reset ( $\bar{R}Dn$ ) are asynchronous active low inputs and operate independently of the clock ( $CPn$ ) input. They set and reset both flip-flops of a cascaded pair simultaneously. Data must be stable just one setup time prior to the low-to-high transition of the clock for guaranteed propagation delays.

Clock triggering occurs at a voltage level and is not directly related to the transition time of the positive-going pulse. Following the hold time interval, data at the  $Dn$  input may be changed without affecting the levels of the output. Data entering the 74F50728 requires two clock cycles to arrive at the outputs.

The 74F50728 is designed so that the outputs can never display a metastable state due to setup and hold time violations. If setup time and hold time are violated the propagation delays may be extended beyond the specifications but the outputs will not glitch or display a metastable state. Typical metastability parameters for the 74F50728 are:  $\tau \cong 135\text{ps}$  and  $T_0 \cong 9.8 \times 10^6 \text{ sec}$  where  $\tau$  represents a function of the rate at which a latch in a metastable state resolves that condition and  $T_0$  represents a function of the measurement of the propensity of a latch to enter a metastable state.

TYPE	TYPICAL $f_{\text{max}}$	TYPICAL SUPPLY CURRENT (TOTAL)
74F50728	145 MHz	23mA

### ORDERING INFORMATION

DESCRIPTION	ORDER CODE		PKG DWG #
	COMMERCIAL RANGE $V_{\text{CC}} = 5\text{V} \pm 10\%$ , $T_{\text{amb}} = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$	INDUSTRIAL RANGE $V_{\text{CC}} = 5\text{V} \pm 10\%$ , $T_{\text{amb}} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	
14-pin plastic DIP	N74F50728N	I74F50728N	SOT27-1
14-pin plastic SO	N74F50728D	I74F50728D	SOT108-1

### INPUT AND OUTPUT LOADING AND FAN OUT TABLE


PINS	DESCRIPTION	74F (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D0, D1	Data inputs	1.0/0.417	20 $\mu\text{A}$ /250 $\mu\text{A}$
CP0, CP1	Clock inputs (active rising edge)	1.0/1.0	20 $\mu\text{A}$ /20 $\mu\text{A}$
$\bar{S}D0, \bar{S}D1$	Set inputs (active low)	1.0/1.0	20 $\mu\text{A}$ /20 $\mu\text{A}$
$\bar{R}D0, \bar{R}D1$	Reset inputs (active low)	1.0/1.0	20 $\mu\text{A}$ /20 $\mu\text{A}$
Q0, Q1, $\bar{Q}0, \bar{Q}1$	Data outputs	50/33	1.0mA/20mA

**NOTE:** One (1.0) FAST unit load is defined as: 20 $\mu\text{A}$  in the high state and 0.6mA in the low state.


# Synchronizing cascaded dual positive edge-triggered D-type flip-flop

74F50728

## PIN CONFIGURATION




## LOGIC DIAGRAM



**NOTE:** Data entering the flip-flop requires two clock cycles to arrive at the output.



## LOGIC SYMBOL



## SYNCHRONIZING SOLUTIONS

Synchronizing incoming signals to a system clock has proven to be costly, either in terms of time delays or hardware. The reason for this is that in order to synchronize the signals a flip-flop must be used to "capture" the incoming signal. While this is perhaps the only way to synchronize a signal, to this point, there have been problems with this method. Whenever the flop's setup or hold times are violated the flop can enter a metastable state causing the outputs in turn to glitch, oscillate, enter an intermediate state or change state in some abnormal fashion. Any of these conditions could be responsible for causing a system crash. To minimize this risk, flip-flops are often cascaded so that the input signal is captured on the first clock pulse and released on the second clock pulse (see Fig.1). This gives the first flop about one clock period minus the flop delay and minus the second flop's clock-to-Q setup time to resolve any metastable condition. This method greatly reduces the probability of the outputs of the synchronizing device displaying an abnormal state but the trade-off is that one clock cycle is lost to synchronize the incoming data and two separate flip-flops are required to produce the cascaded flop circuit. In order to assist the designer of synchronizing circuits Philips Semiconductors is offering the 74F50728.

## IEC/IEEE SYMBOL



**Figure 1.**

The 50728 consists of two pair of cascaded D-type flip-flops with metastable immune features and is pin compatible with the 74F74. Because the flops are cascaded on a single part the metastability

# Synchronizing cascaded dual positive edge-triggered D-type flip-flop

74F50728

characteristics are greatly improved over using two separate flops that are cascaded. The pin compatibility with the 74F74 allows for plug-in retrofitting of previously designed systems.

Because the probability of failure of the 74F50728 is so remote, the metastability characteristics of the part were empirically determined based on the characteristics of its sister part, the 74F5074. The table below shows the 74F5074 metastability characteristics.

Having determined the  $T_0$  and  $\tau$  of the flop, calculating the mean time between failures (MTBF) for the 74F50728 is simple. It is, however, somewhat different than calculating MTBF for a typical part because data requires two clock pulses to transit from the input to the output. Also, in this case a failure is considered of the output beyond the normal propagation delay.

Suppose a designer wants to use the flop for synchronizing asynchronous data that is arriving at 10MHz (as measured by a frequency counter), and is using a clock frequency of 50MHz. He simply plugs his number into the equation below:

$$MTBF = e^{(t'/T_0)f_C f_I}$$

In this formula,  $f_C$  is the frequency of the clock,  $f_I$  is the average input event frequency, and  $t'$  is the period of the clock input (20 nanoseconds). In this situation the  $f_I$  will be twice the data frequency of 20 MHz because input events consist of both of low and high data transitions. From Fig. 2 it is clear that the MTBF is greater than  $10^{41}$  seconds. Using the above formula the actual MTBF is  $2.23 \times 10^{42}$  seconds or about  $7 \times 10^{34}$  years.

## TYPICAL VALUES FOR $\tau$ AND $T_0$ AT VARIOUS $V_{CC}$ S AND TEMPERATURES

	$T_{amb} = 0^\circ C$		$T_{amb} = 25^\circ C$		$T_{amb} = 70^\circ C$	
	$\tau$	$T_0$	$\tau$	$T_0$	$\tau$	$T_0$
$V_{CC} = 5.5V$	125ps	$1.0 \times 10^9$ sec	138ps	$5.4 \times 10^6$ sec	160ps	$1.7 \times 10^5$ sec
$V_{CC} = 5.0V$	115ps	$1.3 \times 10^{10}$ sec	135ps	$9.8 \times 10^6$ sec	167ps	$3.9 \times 10^4$ sec
$V_{CC} = 4.5V$	115ps	$3.4 \times 10^{13}$ sec	132ps	$5.1 \times 10^8$ sec	175ps	$7.3 \times 10^4$ sec

## MEAN TIME BETWEEN FAILURES VERSUS DATA FREQUENCY AT VARIOUS CLOCK FREQUENCY




Figure 2.

# Synchronizing cascaded dual positive edge-triggered D-type flip-flop

74F50728

## FUNCTION TABLE

INPUTS				INTERNAL REGISTER	OUTPUTS		OPERATING MODE
SDn	$\bar{R}Dn$	CPn	Dn	Q	Qn	$\bar{Q}n$	
L	H	X	X	H	H	L	Asynchronous set
H	L	X	X	L	L	H	Asynchronous reset
L	L	X	X	X	H	H	Undetermined*
H	H	↑	h	h	H	L	Load "1"
H	H	↑	l	l	L	H	Load "0"
H	H	L	X	NC	NC	NC	Hold

**NOTES:**

H = High voltage level  
 h = High voltage level one setup time prior to low-to-high clock transition  
 L = Low voltage level  
 l = Low voltage level one setup time prior to low-to-high clock transition

NC= No change from the previous setup  
 X = Don't care  
 \* = This setup is unstable and will change when either set of reset return to the high-level  
 ↑ = Low-to-high clock transition.  
 \*\* = Data entering the flip-flop requires two clock cycles to arrive at the output (see logic diagram)

## ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Supply voltage	-0.5 to +7.0	V
V <sub>IN</sub>	Input voltage	-0.5 to +7.0	V
I <sub>IN</sub>	Input current	-30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in high output state	-0.5 to V <sub>CC</sub>	V
I <sub>OUT</sub>	Current applied to output in low output state	40	mA
T <sub>amb</sub>	Operating free air temperature range	Commercial range	0 to +70 °C
		Industrial range	-40 to +85 °C
T <sub>stg</sub>	Storage temperature range	-65 to +150	°C

## RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	High-level input voltage	2.4			V
V <sub>IL</sub>	Low-level input voltage			0.8	V
I <sub>Ik</sub>	Input clamp current			-18	mA
I <sub>OH</sub>	High-level output current			-3	mA
I <sub>OL</sub>	Low-level output current			20	mA
T <sub>amb</sub>	Operating free air temperature range	Commercial range	0	+70	°C
		Industrial range	-40	+85	°C

# Synchronizing cascaded dual positive edge-triggered D-type flip-flop

74F50728

## DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS <sup>1</sup>		LIMITS			UNIT	
				MIN	TYP <sup>2</sup>	MAX		
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN V <sub>IL</sub> = MAX,	I <sub>OH</sub> = MAX	±10%V <sub>CC</sub>	2.5		V	
				±5%V <sub>CC</sub>	2.7	3.4	V	
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX, V <sub>IH</sub> = MIN	I <sub>OL</sub> = MAX	±10%V <sub>CC</sub>		0.30	0.50	V
				±5%V <sub>CC</sub>		0.30	0.50	V
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = I <sub>IK</sub>			-0.73	-1.2	V	
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7.0V				100	μA	
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7V				20	μA	
I <sub>IL</sub>	Low-level input current	Dn CPn, $\overline{SDn}$ , $\overline{RDn}$	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.5V			-250	μA	
						-20	μA	
I <sub>OS</sub>	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX, V <sub>O</sub> = 2.25V			-60	-150	mA	
I <sub>CC</sub>	Supply current <sup>4</sup> (total)	V <sub>CC</sub> = MAX			23	34	mA	

**NOTES:**

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V<sub>CC</sub> = 5V, T<sub>amb</sub> = 25°C.
- Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.
- Measure I<sub>CC</sub> with the clock input grounded and all outputs open, then with Q and  $\overline{Q}$  outputs high in turn.

## AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS						UNIT	
			T <sub>amb</sub> = +25°C			T <sub>amb</sub> = 0°C to +70°C		T <sub>amb</sub> = -40°C to +85°C		
			V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω			V <sub>CC</sub> = +5.0V ± 10% C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω		V <sub>CC</sub> = +5.0V ± 10% C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
f <sub>max</sub>	Maximum clock frequency	Waveform 1	100	145		85		70		ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CPn to Qn or $\overline{Qn}$	Waveform 1	2.0 2.0	3.8 3.8	6.0 6.0	1.5 2.0	6.5 6.5	1.5 2.0	7.5 7.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay $\overline{SDn}$ $\overline{RDn}$ to Qn or $\overline{Qn}$	Waveform 2	3.5 3.5	5.0 5.0	8.0 8.0	3.0 3.0	9.0 8.5	3.0 3.0	10.5 10.0	ns
t <sub>sk(o)</sub>	Output skew <sup>1,2</sup>	Waveform 4			1.5		1.5		1.5	ns

**NOTES TO AC ELECTRICAL CHARACTERISTICS**

- | t<sub>PLH</sub> actual - t<sub>PHL</sub> actual | for any one output compare to any other output where N and M are either LH or HL.
- Skew lines are valid only under same conditions (temperature, V<sub>CC</sub>, loading, etc.,).


# Synchronizing cascaded dual positive edge-triggered D-type flip-flop

74F50728


## AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS						UNIT	
			$T_{amb} = +25^{\circ}\text{C}$			$T_{amb} = 0^{\circ}\text{C to } +70^{\circ}\text{C}$		$T_{amb} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
$t_{su}(H)$ $t_{su}(L)$	Setup time, high or low Dn to CPn	Waveform 1	1.5			2.0		2.0		ns
$t_h(H)$ $t_h(L)$	Hold time, high or low Dn to CPn	Waveform 1	0.0			1.5		1.5		ns
$t_w(H)$ $t_w(L)$	CPn pulse width, high or low	Waveform 2	3.0			3.5		4.0		ns
$t_w(L)$	$\overline{SDn}$ , $\overline{RDn}$ pulse width, low	Waveform 2	4.5			4.0		4.5		ns
$t_{rec}$	Recovery time $\overline{SDn}$ , $\overline{RDn}$ to CPn	Waveform 3	3.5			3.5		3.5		ns


## AC WAVEFORMS




Waveform 1. Propagation delay for data to output, data setup time and hold times, and clock width, and maximum clock frequency



Waveform 2. Propagation delay for set and reset to output, set and reset pulse width



Waveform 3. Recovery time for set or reset to output



Waveform 4. Output skew

### NOTES:


For all waveforms,  $V_M = 1.5\text{V}$ .

The shaded areas indicate when the input is permitted to change for predictable output performance.


# Synchronizing cascaded dual positive edge-triggered D-type flip-flop

74F50728

## TEST CIRCUIT AND WAVEFORMS



Test Circuit for Totem-Pole Outputs



Input Pulse Definition

**DEFINITIONS:**

- $R_L$  = Load resistor; see AC ELECTRICAL CHARACTERISTICS for value.
- $C_L$  = Load capacitance includes jig and probe capacitance; see AC ELECTRICAL CHARACTERISTICS for value.
- $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.

family	INPUT PULSE REQUIREMENTS					
	amplitude	$V_M$	rep. rate	$t_w$	$t_{TLH}$	$t_{THL}$
74F	3.0V	1.5V	1MHz	500ns	2.5ns	2.5ns

SF00006




# Synchronizing cascaded dual positive edge-triggered D-type flip-flop

74F50728

DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1



**DIMENSIONS (inch dimensions are derived from the original mm dimensions)**

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	e <sub>1</sub>	L	M <sub>E</sub>	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.13	0.53 0.38	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.2
inches	0.17	0.020	0.13	0.068 0.044	0.021 0.015	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.087

**Note**

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES			EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ		
SOT27-1	050G04	MO-001AA			92-11-17 95-03-11

# Synchronizing cascaded dual positive edge-triggered D-type flip-flop

74F50728

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



**DIMENSIONS (inch dimensions are derived from the original mm dimensions)**

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0°
inches	0.069	0.010 0.004	0.057 0.049	0.01	0.019 0.014	0.0100 0.0075	0.35 0.34	0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	

**Note**

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT108-1	076E06S	MS-012AB				95-01-23 97-05-22

---

Synchronizing cascaded dual positive edge-triggered  
D-type flip-flop

---

74F50728

**NOTES**

# Synchronizing cascaded dual positive edge-triggered D-type flip-flop

74F50728

## Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

## Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition** — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## Disclaimers

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors  
811 East Arques Avenue  
P.O. Box 3409  
Sunnyvale, California 94088-3409  
Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 1998  
All rights reserved. Printed in U.S.A.

print code

Date of release: 10-98

Document order number:

9397-750-05215

*Let's make things better.*