INTEGRATED CIRCUITS



Process specification

1990 Jul 30

IC15 Data Handbook



74F657

FEATURES

- Combines 74F245 and 74F280A functions in one package
- High impedance base input for reduced loading (70µA in high and low states)
- Ideal in applications where high output drive and light bus loading are required (I_{IL} is 70μA vs FAST std of 600μA)
- 3-state buffer outputs sink 64mA and source 15mA
- Input diodes for termination effects
- 24-pin plastic slim DIP (300mil) package
- Industrial temperature range available (-40°C to +85°C)

DESCRIPTION

The 74F657 is an octal transceiver featuring non–inverting buffers with 3–state outputs and an 8–bit parity generator/checker, and is intended for bus–oriented applications. The buffers have a guaranteed current sinking capability of 24mA at the A ports and 64mA at the B ports. The transmit/receive (T/R) input determines the direction of the data flow through the bidirectional transceivers. Transmit (active high) enables data from A ports to B ports; receive (active low) enables data from B ports to A ports. The output enable (\overline{OE}) input disables both the A and B ports by placing them in a high impedance condition when the \overline{OE} input is high.

The parity select (ODD/EVEN) input gives the user the option of odd or even parity systems.

The parity (PARITY) pin is an output from the generator/checker when transmitting from the port A to B (T/ \overline{R} = high) and an input when receiving from port B to A port (T/ \overline{R} = low).

When transmitting (T/ \overline{R} = high) the parity select (ODD/ \overline{EVEN}) input is set, then the A port data is polled to determined the number of high bits. The parity (PARITY) output then goes to the logic state determined by the parity select (ODD/ \overline{EVEN}) setting and by the number of high bits on port A.

For example, if the parity select (ODD/EVEN) is set low (even parity), and the number of high bits on port A is odd, then the parity (PARITY) output will be high, transmitting even parity. If the number of high bits on port A is even, then the parity (PARITY) output will be low, keeping even parity.

When in receive mode (T/R = low) the B port is polled to determine the number of high bits. If parity select (ODD/EVEN) is low (even parity) and the number of highs on port B is:

(1) odd and the parity (PARITY) input is high, then $\overline{\text{ERROR}}$ will be high, significantly no error.

(2) even and the parity (PARITY) input is high, then $\overline{\text{ERROR}}$ will be asserted low, indicating an error.

| TYPE | TYPICAL PROPAGA- TION DELAY | TYPICAL SUPPLY CURRENT(TOTAL) |
|--------|--------------------------------|-----------------------------------|
| 74F657 | 8.0ns | 100mA |

ORDERING INFORMATION

| | ORDE | R CODE | |
|-------------------------------------|---|--|-----------|
| DESCRIPTION | COMMERCIAL RANGE V_{CC} = 5V ±10%, T_{amb} = 0°C to +70°C | INDUSTRIAL RANGE V_{CC} = 5V \pm 10%, T_{amb} = -40°C to +85°C | PKG DWG # |
| 24–pin plastic slim DIP (300mil) | N74F657N | I74F657N | SOT222-1 |
| 24-pin plastic SOL | N74F657D | I74F657D | SOT137-1 |
| 24-pin plastic SSOP | N74F657DB | I74F657DB | SOT340-1 |

INPUT AND OUTPUT LOADING AND FAN OUT TABLE


| PINS | DESCRIPTION | 74F (U.L.) HIGH/LOW | LOAD VALUE HIGH/LOW |
|----------|----------------------------------|------------------------|------------------------|
| A0 – A7 | A ports 3-state inputs | 3.5/0.117 | 70μΑ/70μΑ |
| B0 – B7 | B ports 3-state inputs | 3.5/0.117 | 70μΑ/70μΑ |
| PARITY | Parity input | 3.5/0.117 | 70μΑ/70μΑ |
| T/R | Transmit/receive input | 2.0/0.066 | 40μΑ/40μΑ |
| ODD/EVEN | Parity select input | 1.0/0.033 | 20μΑ/20μΑ |
| OE | Output enable input (active low) | 2.0/0.066 | 40μΑ/40μΑ |
| A0 – A7 | A ports 3-state outputs | 150/40 | 3.0mA/24mA |
| B0 – B7 | B ports 3-state outputs | 750/106.7 | 15mA/64mA |
| PARITY | Parity output | 750/106.7 | 15mA/64mA |
| ERROR | Error output | 750/106.7 | 15mA/64mA |

Note to input and output loading and fan out table


1. One (1.0) FAST unit load is defined as: 20µA in the high state and 0.6mA in the low state.

74F657


PIN CONFIGURATION



IEC/IEEE SYMBOL




LOGIC SYMBOL



74F657

Octal transceiver with 8-bit parity generator/checker

LOGIC DIAGRAM



74F657

FUNCTION TABLE

| NUMBER OF INPUTS THAT ARE HIGH | | INPUTS | | INPUTS | | INPUT/OUTPUT | | OUTPUTS |
|--------------------------------|----|-----------------------|-------------|--------|----------------------------|---|--|---------|
| | OE | T/R | ODD/EVEN | PARITY | ERROR | OUTPUTS MODE | | |
| 0, 2, 4, 6, 8 | | H L L L | ΗLΗHLL | | Z Z H L L H | Transmit Transmit Receive Receive Receive Receive Receive | | |
| 1, 3, 5, 7 | | H H L L L | H L H H L L | | Z L H H L | Transmit Transmit Receive Receive Receive Receive Receive | | |
| Don't care | Н | Х | Х | Z | Z | Z | | |

Notes to function table

1. H = High voltage level

2. L = Low voltage level 3. X = Don't care

4. Z = High impedance "off" state

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free air temperature range.)

| SYMBOL | PARAMETER | | RATING | UNIT |
|------------------|--|------------------------|--------------|------|
| V _{CC} | Supply voltage | | -0.5 to +7.0 | V |
| V _{IN} | Input voltage | | -0.5 to +7.0 | V |
| I _{IN} | Input current | | -30 to +5 | mA |
| V _{OUT} | Voltage applied to output in high output state | –0.5 to V_{CC} | V | |
| I _{OUT} | Current applied to output in low output state | A0 – A7 | 48 | mA |
| | | B0 – B7, PARITY, ERROR | 128 | mA |
| T _{amb} | Operating free air temperature range | Commercial range | 0 to +70 | °C |
| | | Industrial range | -40 to +85 | °C |
| T _{stg} | Storage temperature range | • | -65 to +150 | °C |

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | | | LIMITS | | UNIT |
|------------------|--------------------------------------|------------------------|-----|--------|-----|------|
| | | | MIN | NOM | MAX | 1 |
| V _{CC} | Supply voltage | | 4.5 | 5.0 | 5.5 | V |
| V _{IH} | High-level input voltage | | 2.0 | | | V |
| V _{IL} | Low-level input voltage | | | | 0.8 | V |
| I _{lk} | Input clamp current | | | | -18 | mA |
| I _{OH} | High-level output current | A0 – A7 | | | -3 | mA |
| | | B0 – B7, PARITY, ERROR | | | -15 | mA |
| I _{OL} | Low-level output current | A0 – A7 | | | 24 | mA |
| | | B0 – B7, PARITY, ERROR | | | 64 | mA |
| T _{amb} | Operating free air temperature range | Commercial range | 0 | | +70 | °C |
| | | Industrial range | -40 | | +85 | °C |

74F657

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

| SYMBOL | PARAMETER | | TEST | | | LIMITS | | | |
|--|---|----------------------|--|-------------------------------|---------------------|--------|------------------|------------------|----|
| | | | | CONDITIONS ¹ | | MIN | TYP ² | MAX | |
| | | All outputs | | $I_{OH} = -3mA^{4,5}$ | ±10%V _{CC} | 2.4 | | | V |
| | | | V _{CC} = MIN, | | ±5%V _{CC} | 2.7 | | | V |
| V _{OH} | High-level output voltage | B0 – B7, | V _{IL} = MAX, | $I_{OH} = -12 \text{mA}^5$ | ±10%V _{CC} | 2.0 | | | V |
| | | PARITY, | V _{IH} = MIN | | ±5%V _{CC} | 2.0 | | | V |
| | | ERROR | | $I_{OH} = -15 \text{mA}^4$ | ±10%V _{CC} | 2.0 | | | V |
| | | | | | ±5%V _{CC} | 2.0 | | | V |
| | | A0 – A7 | | $I_{OL} = 24 \text{mA}^{4,5}$ | ±10%V _{CC} | | 0.35 | 0.50 | V |
| | | | $V_{CC} = MIN,$ | | ±5%V _{CC} | | 0.35 | 0.50 | V |
| V _{OL} | Low-level output voltage | B0 – B7, | V _{IL} = MAX, | $I_{OL} = 48 \text{mA}^4$ | ±10%V _{CC} | | 0.38 | 0.55 | V |
| | | PARITY, | $V_{IH} = MIN$ | $I_{OL} = 48 \text{mA}^5$ | ±5%V _{CC} | | 0.42 | 0.55 | V |
| | | ERROR | | $I_{OL} = 64 \text{mA}^4$ | ±5%V _{CC} | | 0.42 | 0.55 | V |
| V _{IK} | Input clamp voltage | | $V_{CC} = MIN, I_I$ | = I _{IK} | | | -0.73 | -1.2 | V |
| | Input current at | OE, T/R, ODD/EVEN | $V_{\rm CC} = 0.0 V, V$ | $V_{CC} = 0.0V, V_{I} = 7.0V$ | | | | 100 | μA |
| I | maximum input voltage | A0 – A7 | $V_{CC} = 5.5 V, V$ | $V_{CC} = 5.5V, V_I = 5.5V$ | | | | 2 | mA |
| | | B0 – B7 | | | | | | 1 | mA |
| | | OOD/EVEN | | | | | | 20 ⁴ | μΑ |
| I _{IH} High–level input current | | $V_{CC} = MAX, V$ | $V_{CC} = MAX, V_I = 2.7V$ | | | | 40 ⁵ | μΑ | |
| | | OE, T/R | | | | | | 40 ⁴ | μΑ |
| | | | | | | | | 80 ⁵ | μA |
| IIL | Low-level input current | OOD/EVEN | $V_{CC} = MAX, V$ | $l_{1} = 0.5 V$ | | | | -20 | μΑ |
| | | OE, T/R | | | | | <u> </u> | -40 | μA |
| I _{OZH} + I _{IH} | Off-state output current, high-level voltage applied | A0 – A7, B0 – B7, | V _{CC} = MAX, V | / _O = 2.7V | | | | 70 | μA |
| I _{OZL} + I _{IL} | Off-state output current, low-level voltage applied | PARITY | V _{CC} = MAX, V | / _O = 0.5V | | | | -70 | μA |
| I _{OZH} | Off-state output current, High-level voltage applied | ERROR | V _{CC} = MAX, V | / _O = 2.7V | | | | 50 | μA |
| I _{OZL} | Off-state output current, low-level voltage applied | 1 | V _{CC} = MAX, V _O = 0.5V | | | | -50 | μA | |
| I _{OS} | Short circuit output current ³ | A0 – A7 | V _{CC} = MAX | V _{CC} = MAX | | -60 | | -150 | mA |
| | | B0 – B7 | 1 | | | -100 | | -225 | mA |
| | | I _{ССН} | 1 | | | | 90 | 125 ⁴ | mA |
| | | | | | | | 90 | 135 ⁵ | mA |
| I _{CC} | Supply current (total) | I _{CCL} | V _{CC} = MAX | | | | 106 | 150 ⁴ | mA |
| | | | | | | | 106 | 160 ⁵ | mA |
| | | I _{CCZ} | 1 | | | | 98 | 145 | mA |

Notes to DC electrical characteristics

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at $V_{CC} = 5V$, $T_{amb} = 25^{\circ}C$.

4. For commercial range.

5. For industrial range.

^{3.} Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.


AC ELECTRICAL CHARACTERISTICS

| | | | | | | LI | MITS | | | |
|--------------------------------------|---|-------------------|------------------------------|--------------|---|------------|--|------------|--------------|----|
| SYMBOL PARAMETER | | TEST CONDITION | TEST V _{CC} = +5.0V | | $T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V \pm 10\%$ $C_{L} = 50pF,$ $R_{L} = 500\Omega$ | | $\label{eq:Tamb} \begin{array}{l} {\sf T}_{amb} = -40^{\circ}{\sf C} \ to \ +85^{\circ}{\sf C} \\ {\sf V}_{CC} = +5.0{\sf V} \pm 10\% \\ {\sf C}_{L} = 50p{\sf F}, \\ {\sf R}_{L} = 500\Omega \end{array}$ | | UNIT | |
| | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | 1 |
| t _{PLH} t _{PHL} | Propagation delay An to Bn or Bn to An | Waveform 2 | 2.5 3.0 | 5.5 6.0 | 7.5 7.5 | 2.5 3.0 | 8.0 8.0 | 2.0 2.5 | 9.0 9.0 | ns |
| t _{PLH} t _{PHL} | Propagation delay An to PARITY | Waveform 1, 2 | 7.0 7.0 | 10.0 10.0 | 14.0 15.0 | 7.0 7.0 | 16.0 16.0 | 5.5 6.5 | 16.5 19.0 | ns |
| t _{PLH} t _{PHL} | Propagation delay ODD/EVEN to PARITY, ERROR | Waveform 1, 2 | 4.5 4.5 | 7.5 8.0 | 11.0 11.5 | 4.5 4.5 | 12.0 12.5 | 3.5 4.0 | 13.0 15.5 | ns |
| t _{PLH} t _{PHL} | Propagation delay Bn to ERROR | Waveform 1, 2 | 8.0 8.0 | 14.0 14.0 | 20.5 20.5 | 7.5 7.5 | 22.5 22.5 | 7.5 7.5 | 24.5 25.0 | ns |
| t _{PLH} t _{PHL} | Propagation delay PARITY to ERROR | Waveform 1, 2 | 8.0 8.0 | 11.5 12.0 | 15.5 15.5 | 7.5 8.0 | 16.5 17.0 | 6.5 6.5 | 18.5 20.0 | ns |
| t _{PZH} t _{PZL} | Output enable time ¹ to high or low level | Waveform 3, 4 | 3.0 4.0 | 5.5 7.0 | 8.0 9.5 | 3.0 4.0 | 9.0 11.0 | 2.0 4.0 | 9.0 13.0 | ns |
| t _{PHZ} t _{PLZ} | Output disable time from high or low level | Waveform 3, 4 | 2.0 2.0 | 4.5 4.0 | 7.5 6.0 | 2.0 2.0 | 8.0 6.5 | 1.0 1.0 | 8.0 7.5 | ns |


Note to AC electrical characteristics

1. These delay times reflect the 3-state recovery time only and not the signal through the buffers or the parity check circuitry. To assure <u>VALID</u> information at the <u>ERROR</u> pin, time must be allowed for the signal to propagate through the drivers (B to A), through the parity check circuitry (same as A to PARITY), and to the <u>ERROR</u> output. <u>VALID</u> data at the <u>ERROR</u> pin \geq (B to A) + (A to PARITY).

AC WAVEFORMS




Waveform 1. Propagation delay for inverting outputs





Waveform 2. Propagation delay for non-Inverting outputs

Note to AC waveforms

1. For all waveforms, $V_M = 1.5V$.









Waveform 4. 3-state output enable time to low level and output disable time from low level

74F657

74F657

TEST CIRCUIT AND WAVEFORMS






1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.

| OUTLINE | | REFER | EUROPEAN | ISSUE DATE | | |
|----------|-----|----------|----------|------------|------------|------------|
| VERSION | IEC | JEDEC | EIAJ | | PROJECTION | ISSUE DATE |
| SOT222-1 | | MS-001AF | | | | 95-03-11 |

Product specification 74F657

SO24: plastic small outline package; 24 leads; body width 7.5 mm




| OUTLINE | | REFERENCES | | | | ISSUE DATE |
|----------|--------|------------|------|--|------------|----------------------------------|
| VERSION | IEC | JEDEC | EIAJ | | PROJECTION | 1550E DATE |
| SOT137-1 | 075E05 | MS-013AD | | | | -95-01-24 97-05-22 |

74F657

SOT137-1

74F657



74F657

Data sheet status

| Data sheet status | Product status | Definition [1] |
|---------------------------|-------------------|---|
| Objective specification | Development | This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice. |
| Preliminary specification | Qualification | This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product. |
| Product specification | Production | This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. |

[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code

Document order number:

Date of release: 10-98 9397-750-05171

Let's make things better.



