## DATA SHEET

## TDA9962

12-bit, $3.0 \mathrm{~V}, 20 \mathrm{Msps}$ analog-to-digital interface for CCD cameras

Objective specification
File under Integrated Circuits, IC02

## 12-bit, 3.0 V, 20 Msps analog-to-digital interface for CCD cameras

## FEATURES

- Correlated Double Sampling (CDS), Programmable Gain Amplifier (PGA), 12-bit Analog-to-Digital Converter (ADC) and reference regulator included
- Fully programmable via a 3-wire serial interface
- Sampling frequency up to 20 MHz
- PGA gain range of 24 dB (in steps of 0.1 dB )
- Low power consumption of only 140 mW at 2.7 V
- Power consumption in standby mode of 4.5 mW (typ.)
- 3.0 V operation and 2.2 to 3.6 V operation for the digital outputs
- All digital inputs accept 5 V signals
- Active control pulses polarity selectable via serial interface
- 8-bit DAC included for analog settings
- TTL compatible inputs, CMOS compatible outputs.


## APPLICATIONS

- Low-power, low-voltage CCD camera systems.


## GENERAL DESCRIPTION

The TDA9962 is a 12-bit analog-to-digital interface for CCD cameras. The device includes a correlated double sampling circuit, PGA, clamp loops and a low-power 12-bit ADC together with its reference voltage regulator.
The PGA gain and the ADC input clamp level are controlled via the serial interface.

An additional DAC is provided for additional system controls; its output voltage range is $1.0 \mathrm{~V}(p-p)$ which is available at pin OFDOUT.

## ORDERING INFORMATION

| TYPE <br> NUMBER | PACKAGE |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | NAME | DESCRIPTION | VERSION |
| TDA9962HL | LQFP48 | plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4 \mathrm{~mm}$ | SOT313-2 |

## 12-bit, 3.0 V, 20 Msps analog-to-digital interface for CCD cameras

QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CCA }}$ | analog supply voltage |  | 2.7 | 3.0 | 3.6 | V |
| $\mathrm{V}_{\text {CCD }}$ | digital supply voltage |  | 2.7 | 3.0 | 3.6 | V |
| $\mathrm{V}_{\text {CCO }}$ | digital outputs supply voltage |  | 2.2 | 2.5 | 3.6 | V |
| ICCA | analog supply current | all clamps active | - | 49 | - | mA |
| $\mathrm{I}_{\text {CCD }}$ | digital supply current |  | - | 2 | - | mA |
| $\mathrm{I}_{\text {cco }}$ | digital outputs supply current | $\mathrm{f}_{\text {pix }}=20 \mathrm{MHz} ; \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$; input ramp response time is $800 \mu \mathrm{~s}$ | - | 1 | - | mA |
| $\mathrm{ADC}_{\text {res }}$ | ADC resolution |  | - | 12 | - | bits |
| $\mathrm{V}_{\mathrm{i}(\mathrm{CDS})(\mathrm{p}-\mathrm{p})}$ | maximum CDS input voltage (peak-to-peak value) | $\mathrm{V}_{\mathrm{CC}}=2.85 \mathrm{~V}$ | 650 | - | - | mV |
|  |  | $\mathrm{V}_{\mathrm{CC}} \geq 3.0 \mathrm{~V}$ | 800 | - | - | mV |
| $\mathrm{f}_{\text {pix }}$ (max) | maximum pixel rate |  | 20 | - | - | MHz |
| $\mathrm{f}_{\text {pix (min) }}$ | minimum pixel rate |  | tbf | - | - | MHz |
| DR ${ }_{\text {PGA }}$ | PGA dynamic range |  | - | 24 | - | dB |
| $\mathrm{N}_{\text {tot(rms) }}$ | total noise from CDS input to ADC output | PGA gain $=0 \mathrm{~dB}$; see Fig. 8 | - | 1.2 | - | LSB |
| $\mathrm{E}_{\mathrm{in}(\mathrm{rms})}$ | equivalent input noise (RMS value) | gain $=24 \mathrm{~dB}$ | - | 95 | - | $\mu \mathrm{V}$ |
| $\mathrm{P}_{\text {tot }}$ | total power consumption | $\mathrm{V}_{\text {CCA }}=\mathrm{V}_{\text {CCD }}=\mathrm{V}_{\text {CCO }}=3 \mathrm{~V}$ | - | 155 | - | mW |
|  |  | $\mathrm{V}_{\mathrm{CCA}}=\mathrm{V}_{\mathrm{CCD}}=\mathrm{V}_{\mathrm{CCO}}=2.7 \mathrm{~V}$ | - | 140 | - | mW |

10 Kew 0002

4


Fig. 1 Block diagram.

## 12-bit, 3.0 V, 20 Msps analog-to-digital interface for CCD cameras

PINNING

| SYMBOL | PIN | DESCRIPTION |
| :---: | :---: | :---: |
| $\mathrm{V}_{\text {CCA1 }}$ | 1 | analog supply voltage 1 |
| AGND1 | 2 | analog ground 1 |
| AGND2 | 3 | analog ground 2 |
| IN | 4 | input signal from CCD |
| AGND3 | 5 | analog ground 3 |
| AGND4 | 6 | analog ground 4 |
| $\mathrm{V}_{\text {CCA2 }}$ | 7 | analog supply voltage 2 |
| CPCDS1 | 8 | clamp storage capacitor pin 1 |
| CPCDS2 | 9 | clamp storage capacitor pin 2 |
| DCLPC | 10 | regulator decoupling pin |
| OFDOUT | 11 | analog output of the additional 8-bit control DAC |
| TEST | 12 | test mode input pin (should be connected to AGND5) |
| AGND5 | 13 | analog ground 5 |
| $\mathrm{V}_{\text {CCA3 }}$ | 14 | analog supply voltage 3 |
| OPGA | 15 | PGA output (test pin) |
| OPGAC | 16 | PGA complementary output (test pin) |
| SDATA | 17 | serial data input for serial interface control |
| SCLK | 18 | serial clock input for serial interface |
| SEN | 19 | strobe pin for serial interface |
| VSYNC | 20 | vertical sync pulse input |
| $\mathrm{V}_{\text {CCD1 }}$ | 21 | digital supply voltage 1 |
| DGND1 | 22 | digital ground 1 |
| $\mathrm{V}_{\text {CCO1 }}$ | 23 | digital outputs supply voltage 1 |
| OGND1 | 24 | digital output ground 1 |
| D0 | 25 | ADC digital output 0 (LSB) |
| D1 | 26 | ADC digital output 1 |
| D2 | 27 | ADC digital output 2 |
| D3 | 28 | ADC digital output 3 |
| D4 | 29 | ADC digital output 4 |
| D5 | 30 | ADC digital output 5 |
| D6 | 31 | ADC digital output 6 |
| D7 | 32 | ADC digital output 7 |
| D8 | 33 | ADC digital output 8 |
| D9 | 34 | ADC digital output 9 |
| D10 | 35 | ADC digital output 10 |
| D11 | 36 | ADC digital output 11 (MSB) |
| OGND2 | 37 | digital output ground 2 |
| $\mathrm{V}_{\mathrm{CCO} 2}$ | 38 | digital outputs supply voltage 2 |
| $\overline{\mathrm{OE}}$ | 39 | output enable control input (LOW = outputs active; HIGH = outputs in high-impedance) |
| AGND6 | 40 | analog ground 6 |

## 12-bit, 3.0 V, 20 Msps analog-to-digital interface for CCD cameras

| SYMBOL | PIN |  |
| :--- | :---: | :--- |
| V CCA4 | 41 | analog supply voltage 4 |
| STDBY | 42 | standby mode control input (LOW = TDA9962 active; HIGH = TDA9962 standby) |
| BLK | 43 | blanking control input |
| CLPOB | 44 | clamp pulse input at optical black |
| SHP | 45 | preset sample-and-hold pulse input |
| SHD | 46 | data sample-and-hold pulse input |
| CLK | 47 | data clock input |
| CLPDM | 48 | clamp pulse input at dummy pixel |



Fig. 2 Pin configuration.

## 12-bit, 3.0 V, 20 Msps analog-to-digital interface for CCD cameras

## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

| SYMBOL | PARAMETER | CONDITIONS | MIN. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CCA }}$ | analog supply voltage | note 1 | -0.3 | +7.0 | V |
| $\mathrm{V}_{\text {CCD }}$ | digital supply voltage | note 1 | -0.3 | +7.0 | V |
| $\mathrm{V}_{\mathrm{CCO}}$ | digital outputs supply voltage | note 1 | -0.3 | +7.0 | V |
| $\Delta \mathrm{V}_{\text {CC }}$ | supply voltage difference between $V_{C C A}$ and $V_{C C D}$ between $V_{C C A}$ and $V_{C C O}$ between $\mathrm{V}_{\mathrm{CCD}}$ and $\mathrm{V}_{\mathrm{CCO}}$ |  | $\begin{aligned} & -0.5 \\ & -0.5 \\ & -0.5 \end{aligned}$ | $\begin{aligned} & +0.5 \\ & +1.2 \\ & +1.2 \end{aligned}$ | $\begin{array}{\|l} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~V} \end{array}$ |
| $\mathrm{V}_{\mathrm{i}}$ | input voltage | referenced to AGND | -0.3 | +7.0 | V |
| $\mathrm{I}_{0}$ | data output current |  | - | $\pm 10$ | mA |
| $\mathrm{T}_{\text {stg }}$ | storage temperature |  | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {amb }}$ | ambient temperature |  | -20 | +75 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j}}$ | junction temperature |  | - | +150 | ${ }^{\circ} \mathrm{C}$ |

## Note

1. The supply voltages $\mathrm{V}_{\mathrm{CCA}}, \mathrm{V}_{\mathrm{CCD}}$ and $\mathrm{V}_{\mathrm{CCO}}$ may have any value between -0.3 and +7.0 V provided that the supply voltage difference $\Delta \mathrm{V}_{\mathrm{CC}}$ remains as indicated.

## HANDLING

Inputs and outputs are protected against electrostatic discharges in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling integrated circuits.

THERMAL CHARACTERISTICS

| SYMBOL | PARAMETER | CONDITIONS | VALUE | UNIT |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{R}_{\mathrm{th}(\mathrm{j}-\mathrm{a})}$ | thermal resistance from junction to ambient | in free air | 76 | K/W |

## 12-bit, 3.0 V, 20 Msps analog-to-digital interface for CCD cameras

## CHARACTERISTICS

$\mathrm{V}_{\mathrm{CCA}}=\mathrm{V}_{\mathrm{CCD}}=3.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{CCO}}=2.5 \mathrm{~V} ; \mathrm{f}_{\mathrm{pix}}=20 \mathrm{MHz} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supplies |  |  |  |  |  |  |
| $V_{\text {CCA }}$ | analog supply voltage |  | 2.7 | 3.0 | 3.6 | V |
| $\mathrm{V}_{\text {CCD }}$ | digital supply voltage |  | 2.7 | 3.0 | 3.6 | V |
| $\mathrm{V}_{\text {CCO }}$ | digital outputs supply voltage |  | 2.2 | 2.5 | 3.6 | V |
| $I_{\text {CCA }}$ | analog supply current | all clamps active | - | 49 | - | mA |
| $\mathrm{I}_{\text {CCD }}$ | digital supply current |  | - | 2 | - | mA |
| $\mathrm{I}_{\text {CCO }}$ | digital outputs supply current | $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ on all data outputs; input ramp response time is $800 \mu \mathrm{~s}$ | - | 1 | - | mA |
| Digital inputs |  |  |  |  |  |  |
| Pins SHP, SHD and CLK (REFERENCED to DGND) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage |  | 0 | - | 0.6 | V |
| $\mathrm{V}_{\text {IH }}$ | HIGH-level input voltage |  | 2.2 | - | 5.5 | V |
| $\mathrm{I}_{\mathrm{i}}$ | input current | $0 \leq \mathrm{V}_{\mathrm{i}} \leq 5.5 \mathrm{~V}$ | -3 | - | +3 | $\mu \mathrm{A}$ |
| $\mathrm{Z}_{i}$ | input impedance | $\mathrm{f}_{\mathrm{CLK}}=20 \mathrm{MHz}$ | - | 50 | - | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{i}$ | input capacitance | $\mathrm{f}_{\text {CLK }}=20 \mathrm{MHz}$ | - | - | 2 | pF |
| Pins CLPDM, CLPOB, SEN, SCLK, SDATA, STBY, $\overline{O E}$, BLK and VSYNC |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage |  | 0 | - | 0.6 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | 2.2 | - | 5.5 | V |
| $\mathrm{I}^{\text {i }}$ | input current | $0 \leq \mathrm{V}_{\mathrm{i}} \leq 5.5 \mathrm{~V}$ | -2 | - | +2 | $\mu \mathrm{A}$ |
| Clamps |  |  |  |  |  |  |
| Global Characteristics of the clamp loops |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{W} \text { (clamp) }}$ | clamp active pulse width in number of pixels | PGA code = 255 for maximum 4 LSB error | 12 | - | - | pixels |
| InPUT CLAMP (DRIVEN BY CLPDM) |  |  |  |  |  |  |
| $\mathrm{gm}_{\mathrm{m} \text { (CDS) }}$ | CDS input clamp transconductance |  | - | 20 | - | mS |
| Correlated Double Sampling (CDS) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{i}(\mathrm{CDS})(p-p)}$ | maximum peak-to-peak CDS input amplitude (video signal) | $\mathrm{V}_{\mathrm{CC}}=2.85 \mathrm{~V}$ | 650 | - | - | mV |
|  |  | $\mathrm{V}_{\mathrm{Cc}} \geq 3.0 \mathrm{~V}$ | 800 | - | - | mV |
| $\mathrm{V}_{\text {reset(max) }}$ | maximum CDS input reset pulse amplitude |  | 500 | - | - | mV |
| $\mathrm{I}_{\mathrm{i}(\mathrm{IN})}$ | input current into pin IN | at floating gate level | tbf | - | tbf | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | input capacitance |  | - | 2 | - | pF |
| $t_{\text {CDS }}$ (min) | CDS control pulses minimum active time | $\mathrm{V}_{\mathrm{i}(\mathrm{CDS})(p-p)}=800 \mathrm{mV}$ black-to-white transition in 1 pixel with $99 \% V_{i}$ recovery | 11 | 15 | - | ns |

## 12-bit, 3.0 V, 20 Msps analog-to-digital interface for CCD cameras

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{th}_{\mathrm{h}(\mathrm{IN} ; \mathrm{SHP})}$ | CDS input hold time (pin IN) compared to control pulse SHP | $\begin{aligned} & \mathrm{V}_{\mathrm{CCA}}=\mathrm{V}_{\mathrm{CCD}}=3.0 \mathrm{~V} ; \\ & \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \\ & \text { see Figs } 3 \text { and } 4 \end{aligned}$ | - | 1 | 2 | ns |
| $\mathrm{th}_{\mathrm{h}(\mathrm{IN} ; \mathrm{SHD})}$ | CDS input hold time (pin IN) compared to control pulse SHD | $\begin{aligned} & \mathrm{V}_{\mathrm{CCA}}=\mathrm{V}_{\mathrm{CCD}}=3.0 \mathrm{~V} ; \\ & \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \\ & \text { see Figs } 3 \text { and } 4 \\ & \hline \end{aligned}$ | - | 1 | 2 | ns |

## Amplifier

| DR $_{\text {PGA }}$ | PGA dynamic range |  | - | 24 | - | $d B$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\Delta G_{\text {PGA }}$ | PGA gain step |  | 0.08 | 0.10 | 0.12 | $d B$ |


| DNL | differential non linearity | $\mathrm{f}_{\text {pix }}=20 \mathrm{MHz}$; ramp input | - | $\pm 0.5$ | $\pm 0.9$ | LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Total chain characteristics (CDS + PGA + ADC)

| $\mathrm{f}_{\mathrm{p} i \times(\text { max }}$ | maximum pixel frequency |  | 20 | - | - | MHz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{pix}(\text { min) }}$ | minimum pixel frequency |  | tbf | - | - | MHz |
| tcler | CLK pulse width HIGH |  | 15 | - | - | ns |
| tclek | CLK pulse width LOW |  | 15 | - | - | ns |
| $\mathrm{t}_{\text {d(SHD; CLK) }}$ | time delay between SHD and CLK | see Figs 3 and 4 | 10 | - | - | ns |
| $\mathrm{t}_{\text {su(BLK; }}$ (HD) | set-up time of BLK compared to SHD | see Figs 3 and 4 | 5 | - | - | ns |
| $\mathrm{V}_{\mathrm{i}(\mathrm{IN})(\mathrm{FS})}$ | video input dynamic signal for ADC full-scale output | PGA code $=00$ | 800 | - | - | mV |
|  |  | PGA code $=255$ | 50 | - | - | mV |
| $\mathrm{N}_{\text {tot(rms) }}$ | total noise from CDS input to ADC output (RMS value) | $\begin{aligned} & \text { see Fig. } 8 \\ & \text { PGA gain }=0 \mathrm{~dB} \\ & \text { PGA gain }=9 \mathrm{~dB} \end{aligned}$ |  | $\begin{array}{\|l} 1.2 \\ 2.0 \end{array}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{array}{\|l} \text { LSB } \\ \text { LSB } \end{array}$ |
| $\mathrm{E}_{\text {in(rms) }}$ | equivalent input noise voltage (RMS value) | PGA gain $=24 \mathrm{~dB}$ | - | 95 | - | $\mu \mathrm{V}$ |
|  |  | PGA gain $=9 \mathrm{~dB}$ | - | 135 | - | $\mu \mathrm{V}$ |
| $\mathrm{O}_{\mathrm{CCD}(\text { max })}$ | maximum offset between CCD floating level and CCD dark pixel level |  | -100 | - | +100 | mV |

Digital-to-analog converter (OFDOUT DAC)

| $\mathrm{V}_{\text {OFDOUT(p-p) }}$ | additional 8-bit control DAC (OFD) output voltage (peak-to-peak value) | $\mathrm{R}_{\mathrm{i}}=1 \mathrm{M} \Omega$ | - | 1.0 | - | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OFDOUT(0) }}$ | DC output voltage for code 0 |  | - | AGND | - | V |
| $\mathrm{V}_{\text {OFDOUT(255) }}$ | DC output voltage for code 255 |  | - | AGND + 1.0 | - | V |
| $\mathrm{TC}_{\text {DAC }}$ | DAC output range temperature coefficient |  | - | 250 | - | ppm/ ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{Z}_{\text {OFDOUT }}$ | DAC output impedance |  | - | 2000 | - | $\Omega$ |
| Iofdout | OFD output current drive | static | - | - | 100 | $\mu \mathrm{A}$ |

## 12-bit, 3.0 V, 20 Msps analog-to-digital interface for CCD cameras

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Digital outputs ( $\mathrm{p}_{\mathrm{pix}}=\mathbf{2 0} \mathbf{~ M H z} ; \mathrm{C}_{\mathrm{L}}=\mathbf{1 0} \mathbf{~ p F}$ ); see Figs 3 and 4 |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH-level output voltage | $\mathrm{l}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CCO}}-0.5$ | - | $\mathrm{V}_{\mathrm{cco}}$ | V |
| $\mathrm{V}_{\text {OL }}$ | LOW-level output voltage | $\mathrm{loL}=1 \mathrm{~mA}$ | 0 | - | 0.5 | V |
| loz | output current in 3-state mode | $0.5 \mathrm{~V}<\mathrm{V}_{0}<\mathrm{V}_{\mathrm{CCO}}$ | -20 | - | +20 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{h}(0)}$ | output hold time |  | 5 | - | - | ns |
| $\mathrm{t}_{\mathrm{d}(0)}$ | output delay time | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF} ; \mathrm{V}_{\mathrm{CCO}}=3.0 \mathrm{~V}$ | - | 16 | tbf | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF} ; \mathrm{V}_{\mathrm{CCO}}=2.7 \mathrm{~V}$ | - | 18 | tbf | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF} ; \mathrm{V}_{\mathrm{CCO}}=2.2 \mathrm{~V}$ | - | tbf | tbf | ns |
| $\mathrm{C}_{\mathrm{L}}$ | output load capacitance |  | - | - | 20 | pF |
| Serial interface |  |  |  |  |  |  |
| $\mathrm{f}_{\text {SCLK (max) }}$ | maximum frequency of serial clock interface |  | 10 | - | - | MHz |



Fig. 3 Pixel frequency timing diagram; all polarities active HIGH.


## 12-bit, 3.0 V, 20 Msps analog-to-digital interface for CCD cameras



Fig. 5 DAC voltage output as a function of DAC input code.


## 12-bit, 3.0 V, 20 Msps analog-to-digital interface for CCD cameras



Fig. 7 Total gain from CDS input to ADC input as a function of PGA input code.


Noise measurement at ADC outputs: Coupling capacitor at input is grounded, so only noise contribution of the front-end is evaluated. Front-end works at 20 Mpixels with line of 1024 pixels whose first 40 are used to run CLPOB and the last 40 for CLPDM. Data at the ADC outputs are measured during the other pixels. As a result of this, the standard deviation of the codes statistic is computed, resulting in the noise. No quantization noise is taken into account.

Fig. 8 Typical total noise performance as a function of PGA gain.

## 12-bit, 3.0 V, 20 Msps analog-to-digital interface for CCD cameras



Fig. 9 Serial interface block diagram.


## 12-bit, 3.0 V, 20 Msps analog-to-digital interface for CCD cameras

Table 1 Serial interface programming

| ADDRESS BITS |  |  |  | DATA BITS SD11 TO SD0 |
| :---: | :---: | :---: | :---: | :---: |
| A3 | A2 | A1 | A0 |  |
| 0 | 0 | 0 | 0 | PGA gain control (SD7 to SD0) |
| 0 | 0 | 0 | 1 | DAC OFDOUT output control (SD7 to SD0) |
| 0 | 0 | 1 | 0 | ADC clamp reference control (SD6 to SD0); from code 0 to 127 |
| 0 | 0 | 1 | 1 | control pulses (pins SHP, SHD, CLPDM, CLPOB, BLK and CLK) polarity settings; SD2, SD6, SD7 and SD9 should be set to logic 1; for SD6 and SD7 see Tables 3, 4, 5 and 6 |
| 0 | 1 | 0 | 0 | SD7 = 0 by default; SD7 = 1 PGA gain up to 36 dB but noise and clamp behaviour are not guaranteed |
| 1 | 1 | 1 | 1 | initialization (SD8 = 1; SD11 to SD9 = 0 and SD7 to SD0 = 0) |
| other addresses |  |  |  | test modes |

Table 2 Polarity settings

| SYMBOL | PIN | SERIAL CONTROL BIT | ACTIVE EDGE OR LEVEL |
| :--- | :---: | :---: | :---: |
| SHP and SHD | 45 and 46 | SD4 | $1=\mathrm{HIGH} ; 0=$ LOW |
| CLK | 47 | SD5 | $1=$ rising; $0=$ falling |
| CLPDM | 48 | SD0 | $1=\mathrm{HIGH} ; 0=$ LOW |
| CLPOB | 44 | SD1 | $1=\mathrm{HIGH} ; 0=$ LOW |
| BLK | 43 | SD3 | $1=\mathrm{HIGH} ; 0=$ LOW |
| VSYNC | 20 | SD8 | $0=$ rising; $1=$ falling |

Table 3 Standby control using pin STDBY

| BIT SD7 OF REGISTER 0011 | STDBY | ADC DIGITAL OUTPUTS SD11 TO SD0 | $I_{\text {CCA }}+I_{\text {CCO }}+I_{\text {CCD }}$ (typ. $)$ |
| :---: | :---: | :---: | :---: |
| 1 | 1 | last logic state | 1.5 mA |
|  | 0 | active | 51 mA |
| 0 | 1 | active | 51 mA |
|  | 0 | test logic state | 1.5 mA |

## 12-bit, 3.0 V, 20 Msps analog-to-digital interface for CCD cameras

Table 4 Output enable selection using output enable pin ( $\overline{\mathrm{OE}}$ )

| BIT SD6 OF REGISTER $\mathbf{0 0 1 1}$ | $\overline{\mathbf{O E}}$ | ADC DIGITAL OUTPUTS SD9 TO SD0 |
| :---: | :---: | :---: |
| 1 | 0 | active, binary |
|  | 1 | high-impedance |
| 0 | 0 | high-impedance |
|  | 1 | active binary |

Table 5 Standby control by serial interface (register address $A 3=0, A 2=0, A 1=1, A 0=1$ );
pin STDBY connected to ground

| SD7 | ADC DIGITAL OUTPUTS SD9 TO SD0 | $\mathbf{I}_{\mathbf{C C A}}+\mathbf{I}_{\mathbf{C C O}}+\mathbf{I}_{\mathbf{C C D}}$ (typ.) |
| :---: | :---: | :---: |
| 0 | last logic state | 1.5 mA |
| 1 | active | 72 mA |

Table 6 Output enable control by serial interface (register address $A 3=0, A 2=0, A 1=1, A 0=1$ ); output enable pin ( $\overline{\mathrm{OE}}$ ) connected to ground

| SD6 | ADC DIGITAL OUTPUTS SD9 TO SD0 |
| :---: | :---: |
| 0 | high-impedance |
| 1 | active binary |

## 12-bit, 3.0 V, 20 Msps analog-to-digital interface for CCD cameras

## APPLICATION INFORMATION


(1) Pins SEN and VSYNC should be interconnected when vertical sync signal is not available.
(2) Input signals IN, SHD and SHP must be adjusted to comply with timing signals $\mathrm{t}_{\mathrm{h}(\mathrm{IN} ; S H P)}$ and $\mathrm{t}_{\mathrm{h}(\mathrm{I} ; S H D)}$ (see Chapter "Characteristics").

Fig. 11 Application diagram.

# 12-bit, 3.0 V, 20 Msps analog-to-digital interface for CCD cameras 

## Power and grounding recommendations

When designing a printed-circuit board for applications such as PC cameras, surveillance cameras, camcorders and digital still cameras, care should be taken to minimize the noise.

For the front-end integrated circuit, the basic rules of printed-circuit board design and implementation of analog components (such as classical operational amplifiers) must be respected, particularly with respect to power and ground connections.

The following additional recommendation is given for the CDS input pin(s) which is/are internally connected to the programmable gain amplifier.

The connections between the CCD interface and the CDS input should be as short as possible and a ground ring protection around these connections can be beneficial. Separate analog and digital supplies provide the best solution. If it is not possible to do this on the board then the analog supply pins must be decoupled effectively from the digital supply pins. If the same power supply and ground are used for all the pins then the decoupling capacitors must be placed as close as possible to the IC package.

In a two-ground system, in order to minimize the noise through package and die parasitics, the following recommendation must be implemented.

All the analog and digital supply pins must be decoupled to the analog ground plane. Only the ground pin associated with the digital outputs must be connected to the digital ground plane. All the other ground pins should be connected to the analog ground plane. The analog and digital ground planes must be connected together at one point as close as possible to the ground pin associated with the digital outputs.

The digital output pins and their associated lines should be shielded by the digital ground plane which can then be used as a return path for digital signals.

## 12-bit, 3.0 V, 20 Msps analog-to-digital interface for CCD cameras

## PACKAGE OUTLINE



DIMENSIONS (mm are the original dimensions)

| UNIT | $\begin{gathered} \mathrm{A} \\ \max . \end{gathered}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{b}_{\mathrm{p}}$ | c | $D^{(1)}$ | $E^{(1)}$ | e | $\mathrm{H}_{\mathrm{D}}$ | $\mathrm{H}_{\mathrm{E}}$ | L | $L_{p}$ | v | w | y | $Z_{\text {D }}{ }^{(1)}$ | $Z_{E}{ }^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.60 | $\begin{aligned} & 0.20 \\ & 0.05 \end{aligned}$ | $\begin{aligned} & 1.45 \\ & 1.35 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.27 \\ & 0.17 \end{aligned}$ | $\begin{aligned} & 0.18 \\ & 0.12 \end{aligned}$ | $\begin{aligned} & 7.1 \\ & 6.9 \end{aligned}$ | $\begin{aligned} & \hline 7.1 \\ & 6.9 \end{aligned}$ | 0.5 | $\begin{aligned} & 9.15 \\ & 8.85 \end{aligned}$ | $\begin{aligned} & 9.15 \\ & 8.85 \end{aligned}$ | 1.0 | $\begin{aligned} & 0.75 \\ & 0.45 \end{aligned}$ | 0.2 | 0.12 | 0.1 | $\begin{aligned} & 0.95 \\ & 0.55 \end{aligned}$ | $\begin{aligned} & 0.95 \\ & 0.55 \end{aligned}$ | $\begin{aligned} & 7^{\circ} \\ & 0^{\circ} \end{aligned}$ |

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  |  | EUROPEAN | ISSUE DATE |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PROJECTION | IEC | JEDEC | EIAJ |  |  |
| SOT313-2 | $136 E 05$ | MS-026 |  |  | $-00-01-19$ |  |

## 12-bit, 3.0 V, 20 Msps analog-to-digital interface for CCD cameras

## SOLDERING

## Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printed-circuit boards with high population densities. In these situations reflow soldering is often used.

## Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from
215 to $250^{\circ} \mathrm{C}$. The top-surface temperature of the packages should preferable be kept below $230^{\circ} \mathrm{C}$.

## Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.
To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
- larger than or equal to 1.27 mm , the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
- smaller than 1.27 mm , the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

- For packages with leads on four sides, the footprint must be placed at a $45^{\circ}$ angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at $250^{\circ} \mathrm{C}$.
A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

## Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage ( 24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to $300^{\circ} \mathrm{C}$.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and $320^{\circ} \mathrm{C}$.

## 12-bit, 3.0 V, 20 Msps analog-to-digital interface for CCD cameras

Suitability of surface mount IC packages for wave and reflow soldering methods

| PACKAGE | SOLDERING METHOD |  |
| :---: | :---: | :---: |
|  | WAVE | REFLOW ${ }^{(1)}$ |
| BGA, LFBGA, SQFP, TFBGA <br> HBCC, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, SMS PLCC(3), SO, SOJ <br> LQFP, QFP, TQFP <br> SSOP, TSSOP, VSO | not suitable <br> not suitable ${ }^{(2)}$ <br> suitable <br> not recommended ${ }^{(3)(4)}$ <br> not recommended ${ }^{(5)}$ | suitable <br> suitable <br> suitable <br> suitable <br> suitable |

## Notes

1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
3. If wave soldering is considered, then the package must be placed at a $45^{\circ}$ angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm ; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm .
5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm ; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm .

# 12-bit, 3.0 V, 20 Msps analog-to-digital interface for CCD cameras 

## DATA SHEET STATUS

| DATA SHEET STATUS | PRODUCT <br> STATUS | DEFINITIONS ${ }^{(1)}$ |
| :--- | :--- | :--- |
| Objective specification | Development | This data sheet contains the design target or goal specifications for <br> product development. Specification may change in any manner without <br> notice. |
| Preliminary specification | Qualification | This data sheet contains preliminary data, and supplementary data will be <br> published at a later date. Philips Semiconductors reserves the right to <br> make changes at any time without notice in order to improve design and <br> supply the best possible product. |
| Product specification | Production | This data sheet contains final specifications. Philips Semiconductors <br> reserves the right to make changes at any time without notice in order to <br> improve design and supply the best possible product. |

## Note

1. Please consult the most recently issued data sheet before initiating or completing a design.

## DEFINITIONS

Short-form specification - The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition - Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## DISCLAIMERS

Life support applications - These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes - Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## Philips Semiconductors - a worldwide company

Argentina: see South America
Australia: 3 Figtree Drive, HOMEBUSH, NSW 2140, Tel. +61 29704 8141, Fax. +61 297048139
Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 160101 1248, Fax. +431601011210
Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 17220 0733, Fax. +375 172200773
Belgium: see The Netherlands
Brazil: see South America
Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA,
Tel. +359268 9211, Fax. +3592689102
Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800234 7381, Fax. +1 8009430087
China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG,
Tel. +852 2319 7888, Fax. +852 23197700
Colombia: see South America
Czech Republic: see Austria
Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V,
Tel. +453329 3333, Fax. +4533293905
Finland: Sinikalliontie 3, FIN-02630 ESPOO,
Tel. +3589615 800, Fax. +35896158 0920
France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex, Tel. +33 14099 6161, Fax. +33 140996427
Germany: Hammerbrookstraße 69, D-20097 HAMBURG,
Tel. +49 402353 60, Fax. +49 4023536300

## Hungary: see Austria

India: Philips INDIA Ltd, Band Box Building, 2nd floor,
254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025,
Tel. +91 22493 8541, Fax. +91 224930966
Indonesia: PT Philips Development Corporation, Semiconductors Division, Gedung Philips, J. Buncit Raya Kav.99-100, JAKARTA 12510,
Tel. +62 217940040 ext. 2501, Fax. +62 217940080
Ireland: Newstead, Clonskeagh, DUBLIN 14,
Tel. +353 17640 000, Fax. +353 17640200
Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053,
TEL AVIV 61180, Tel. +972 3645 0444, Fax. +972 36491007
Italy: PHILIPS SEMICONDUCTORS, Via Casati, 23-20052 MONZA (MI),
Tel. +39 039203 6838, Fax +39 0392036800
Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku,
TOKYO 108-8507, Tel. +8133740 5130, Fax. +81 337405057
Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2709 1412, Fax. +82 27091415
Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3750 5214, Fax. +60 37574880
Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,
Tel. +9-5 800234 7381, Fax +9-5 8009430087
Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,
Tel. +31 4027 82785, Fax. +31 402788399
New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9849 4160, Fax. +64 98497811
Norway: Box 1, Manglerud 0612, OSLO,
Tel. +472274 8000, Fax. +47 22748341
Pakistan: see Singapore
Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2816 6380, Fax. +63 28173474
Poland: AI.Jerozolimskie 195 B, 02-222 WARSAW,
Tel. +48 225710 000, Fax. +48 225710001
Portugal: see Spain
Romania: see Italy
Russia: Philips Russia, UI. Usatcheva 35A, 119048 MOSCOW, Tel. +7 095755 6918, Fax. +7 0957556919
Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762,
Tel. +65 350 2538, Fax. +65 2516500
Slovakia: see Austria
Slovenia: see Italy
South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 58088 Newville 2114,
Tel. +27 11471 5401, Fax. +27 114715398
South America: Al. Vicente Pinzon, 173, 6th floor,
04547-130 SÃO PAULO, SP, Brazil,
Tel. +55 11821 2333, Fax. +55 118212382
Spain: Balmes 22, 08007 BARCELONA,
Tel. +34 93301 6312, Fax. +34 933014107
Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM,
Tel. +46 85985 2000, Fax. +46 859852745
Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH,
Tel. +4114882741 Fax. +4114883263
Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1,
TAIPEI, Taiwan Tel. +886 22134 2886, Fax. +886 221342874
Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd.,
209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260,
Tel. +66 2745 4090, Fax. +66 23980793
Turkey: Yukari Dudullu, Org. San. Blg., 2.Cad. Nr. 2881260 Umraniye, ISTANBUL, Tel. +90 216522 1500, Fax. +90 2165221813
Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44264 2776, Fax. +380 442680461
United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes,
MIDDLESEX UB3 5BX, Tel. +44 208730 5000, Fax. +44 2087548421
United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 800234 7381, Fax. +18009430087
Uruguay: see South America
Vietnam: see Singapore
Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,
Tel. +381 113341 299, Fax.+381 113342553

For all other countries apply to: Philips Semiconductors,
Internet: http://www.semiconductors.philips.com
International Marketing \& Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 402724825

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.
The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.


