

SA2420
Low voltage RF transceiver - 2.45 GHz

## DESCRIPTION

The SA2420 transceiver is a combined low-noise amplifier, receive mixer, transmit mixer and LO buffer IC designed for high-performance low-power communication systems for $2.4-2.5 \mathrm{GHz}$ applications. The LNA has a 2.5 dB noise figure at 2.45 GHz with 14 dB gain and an IP3 intercept of -3 dBm at the input. The gain is stabilized by on-chip compensation to vary less than $\pm 0.2 \mathrm{~dB}$ over the -40 to $+85^{\circ} \mathrm{C}$ temperature range. The wide-dynamic-range receive mixer has a 10.9 dB noise figure and an input IP3 of +2.8 dBm at 2.45 GHz . The nominal current drawn from a single 3 V supply is 37 mA in transmit mode and 22 mA in receive mode.

## FEATURES

- Low current consumption: 37mA nominal transmit mode and $22 m A$ nominal receive mode
- Fabricated on a high volume, rugged BiCMOS technology
- High system power gain: 22.5dB (LNA + Mixer) at 2.45 GHz
- TSSOP24 package
- Excellent gain stability versus temperature and supply voltage
- -10 dBm LO input power can be used to drive the mixer
- Operates with either full or half frequency LO
- Wide IF range: $50-500 \mathrm{MHz}$


## PIN CONFIGURATION



Figure 1. Pin Configuration

## APPLICATIONS

- 2.45GHz WLAN front-end (802.11, ISM)


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE | DWG \# |
| :---: | :---: | :---: | :---: |
| 24-Pin Plastic Thin Shrink Small Outline Package (Surface-mount, TSSOP) | -40 to $+85^{\circ} \mathrm{C}$ | SA2420DH | SOT355-1 |

## BLOCK DIAGRAM



Figure 2. SA2420 Block Diagram

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNITS |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | -0.3 to +6 | V |
| $\mathrm{~V}_{\text {IN }}$ | Voltage applied to any pin | -0.3 to $\left(\mathrm{V}_{\mathrm{CC}}+0.3\right)$ | V |
| $\mathrm{P}_{\mathrm{D}}$ | Power dissipation, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (still air) <br> 24-Pin Plastic TSSOP | 555 | mW |
| $\mathrm{~T}_{\text {JMAX }}$ | Maximum operating junction temperature | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\text {MAX }}$ | Maximum power (RF/IF/LO pins) | +20 | dBm |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

NOTE:

1. Transients exceeding these conditions may damage the product.
2. Maximum dissipation is determined by the operating ambient temperature and the thermal resistance, and absolute maximum ratings may impact product reliability $\theta_{\mathrm{JA}}: 24$-Pin TSSOP $=117^{\circ} \mathrm{C} / \mathrm{W}$
3. IC is protected for ESD voltages for 2000 V , excepts pins 10 and 12 , which are protected up to 500 V .

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | RATING | UNITS |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 2.7 to 5.5 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating ambient temperature range | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Operating junction temperature | -40 to +105 | ${ }^{\circ} \mathrm{C}$ |

## DC ELECTRICAL CHARACTERISTICS

$\mathrm{V}_{\mathrm{CC}}=+3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; unless otherwise stated.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | -4б | TYP | +4 ${ }^{\text {a }}$ | MAX |  |
| ICCTX | Supply current, Transmit | LO mode $=\mathrm{Hi}$ | 25 |  | 37 |  | 45 | mA |
| ICCRX | Supply current, Receive | LO mode $=\mathrm{Hi}$ | 15 |  | 22 |  | 28 | mA |
| ICC OFF | Power down mode (Tx/Rx SW = Low) | $\begin{gathered} \text { LO mode }=\mathrm{Hi}, \\ \text { LNA gain }=\mathrm{Hi} \end{gathered}$ |  |  | 0 |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {LNA-IN }}$ | LNA input voltage | Receive mode |  |  | 0.855 |  |  | V |
| ILNA-OUT | LNA output bias current | Receive mode |  |  | 4.0 |  |  | mA |
| $\mathrm{V}_{\text {LO } 2.1} \mathrm{GHz}$ | LO buffer DC input voltage | LO mode $=\mathrm{Hi}$ |  |  | 2.1 |  |  | V |
| VLO 1.05 GHz | LO buffer DC input voltage | LO mode = Low |  |  | 2.1 |  |  | V |
| $\mathrm{V}_{\text {TX IF }}$ | Tx Mixer input voltage | Transmit mode |  |  | 1.7 |  |  | V |
| $\mathrm{V}_{\text {TX IFB }}$ | Tx Mixer input voltage | Transmit mode |  |  | 1.7 |  |  | V |

## AC ELECTRICAL CHARACTERISTICS

$\mathrm{V}_{\mathrm{CC}}=+3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{LO}_{\mathrm{IN}}=-10 \mathrm{dBm} @ 2.1 \mathrm{GHz} ; \mathrm{f}_{\mathrm{RF}}=2.45 \mathrm{GHz}$; unless otherwise stated.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | -4б | TYP | +4 $\sigma$ | MAX |  |
| Low Noise Amplifier (In = Pin 2; Out = 23) |  |  |  |  |  |  |  |  |
| $\mathrm{S}_{21}$ | Amplifier gain | LNA gain $=\mathrm{Hi}$ |  | 12.7 | 14.0 | 15.3 |  | dB |
| $\Delta \mathrm{S}_{21} / \Delta \mathrm{T}$ | Gain temperature sensitivity | LNA gain $=\mathrm{Hi}$ |  |  | -0.002 |  |  | $\mathrm{dB} /{ }^{\circ} \mathrm{C}$ |
| $\Delta \mathrm{S}_{21} / \Delta \mathrm{V}_{\mathrm{CC}}$ | Gain $\mathrm{V}_{\mathrm{CC}}$ drift | LNA gain $=\mathrm{Hi}$ |  |  | 0.3 |  |  | dB/V |
| $\mathrm{S}_{12}$ | Amplifier reverse isolation | LNA gain $=\mathrm{Hi}$ |  |  | -22 |  |  | dB |
| $\mathrm{S}_{11}$ | Amplifier input match ${ }^{1}$ | LNA gain $=\mathrm{Hi}$ |  |  | -8 |  |  | dB |
| $\mathrm{S}_{22}$ | Amplifier output match ${ }^{1}$ | LNA gain $=\mathrm{Hi}$ |  |  | -8 |  |  | dB |
| ISO | Isolation: $\mathrm{LO}_{1}$ to $\mathrm{LNA}_{\text {IN }}$ | $\begin{aligned} & \text { LO mode }=\mathrm{Hi}, \\ & \text { LNA gain }=\mathrm{Hi} \end{aligned}$ |  |  | -45 |  |  | dB |
| $\mathrm{P}_{-1 \mathrm{~dB}}$ | Amplifier input 1dB gain compression | LNA gain $=\mathrm{Hi}$ |  |  | -15 |  |  | dBm |
| IP3 | Amplifier input third order intercept | $\begin{aligned} & \mathrm{f}_{1}-\mathrm{f}_{2}=1 \mathrm{MHz}, \\ & \text { LNA gain }=\mathrm{Hi} \end{aligned}$ |  |  | -3 |  |  | dBm |
| NF | Amplifier noise figure (50 ${ }^{\text {) }}$ | LNA gain $=\mathrm{Hi}$ |  | 2.3 | 2.5 | 2.7 |  | dB |
| LNA High Overload Mode |  |  |  |  |  |  |  |  |
| $\mathrm{S}_{21}$ | Amplifier gain | LNA gain = Low |  | -14.0 | -13.3 | -12.0 |  | dB |
| $\Delta \mathrm{S}_{21} / \Delta \mathrm{T}$ | Gain temperature sensitivity | LNA gain = Low |  |  | -0.01 |  |  | $\mathrm{dB} /{ }^{\circ} \mathrm{C}$ |
| $\Delta \mathrm{S}_{21} / \Delta \mathrm{V}_{\mathrm{CC}}$ | Gain $\mathrm{V}_{\mathrm{CC}}$ drift | LNA gain = Low |  |  | 0.3 |  |  | dB/V |
| $\mathrm{S}_{12}$ | Amplifier reverse isolation | LNA gain = Low |  |  | -16 |  |  | dB |
| $\mathrm{S}_{11}$ | Amplifier input match ${ }^{1}$ | LNA gain = Low |  |  | -8 |  |  | dB |
| $\mathrm{S}_{22}$ | Amplifier output match ${ }^{1}$ | LNA gain = Low |  |  | -8 |  |  | dB |
| ISO | Isolation: $\mathrm{LO}_{1}$ to $\mathrm{LNA}_{\mathrm{IN}}$ | $\begin{aligned} & \text { LO mode = Hi, } \\ & \text { LNA gain = Low } \end{aligned}$ |  |  | -45 |  |  | dB |
| P-1dB | Amplifier input 1dB gain compression | LNA gain = Low |  |  | +6 |  |  | dBm |
| IP3 | Amplifier input third order intercept | $f_{1}-f_{2}=1 M H z,$ LNA gain = Low |  |  | 17 |  |  | dBm |
| NF | Amplifier noise figure (50 ) | LNA gain = Low |  |  | 17 |  |  | dB |
| Rx Mixer (RF = Pin 19, IF = Pins 5 and 6, LO $=$ Pin 10 or 12, $\mathrm{P}_{\text {LO }}=-10 \mathrm{dBm}$ ) |  |  |  |  |  |  |  |  |
| $P G_{C}$ | Power conversion gain into $50 \Omega$ : matched to $50 \Omega$ using external balun circuitry. | $\begin{aligned} & \mathrm{f}_{\mathrm{S}}=2.45 \mathrm{GHz}, \\ & \mathrm{f}_{\mathrm{LO}}=2.1 \mathrm{GHz}, \\ & \mathrm{f}_{\mathrm{IF}}=350 \mathrm{MHz} \end{aligned}$ |  | 7.9 | 8.5 | 9.1 |  | dB |
| $\Delta \mathrm{G}_{\mathrm{C}} / \Delta \mathrm{T}$ | Gain temperature drift |  |  |  | -0.016 |  |  | $\mathrm{dB} /{ }^{\circ} \mathrm{C}$ |
| $\Delta \mathrm{G}_{\mathrm{C}} / \Delta \mathrm{V}_{\mathrm{CC}}$ | Gain $\mathrm{V}_{\mathrm{CC}}$ drift |  |  |  | 0.34 |  |  | dB/V |
| $\mathrm{S}_{11-\mathrm{RF}}$ | Input match at RF (2.45GHz) ${ }^{1}$ |  |  |  | -15 |  |  | dB |
| $\mathrm{NF}_{\mathrm{M}}$ | SSB noise figure (2.45GHz) (50 ) |  |  | 10.2 | 10.9 | 11.6 |  | dB |
| $\mathrm{P}_{-1 \mathrm{~dB}}$ | Mixer input 1dB gain compression |  |  | -11.4 | -10.3 | -9.2 |  | dBm |
| IP3 | Input third order intercept | $\mathrm{f}_{1}-\mathrm{f}_{2}=1 \mathrm{MHz}$ |  | 1.7 | 2.8 | 3.9 |  | dBm |
| $\mathrm{f}_{\mathrm{RF}}$ | RF frequency range ${ }^{3}$ |  | 2.4 |  | 2.45 |  | 2.5 | GHz |
| $\mathrm{f}_{\mathrm{IF}}$ | IF frequency range ${ }^{3}$ |  | 300 |  | 350 |  | 400 | MHz |

## AC ELECTRICAL CHARACTERISTICS (continued)

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | -4б | TYP | +4 ${ }^{\text {a }}$ | MAX |  |
| Rx Mixer Spurious Components ( $\mathrm{P}_{\text {IN }}=\mathrm{P}_{-1 \mathrm{~dB}}$ ) |  |  |  |  |  |  |  |  |
| $\mathrm{P}_{\text {RF-IF }}$ | RF feedthrough to IF | $\mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}$ per side |  |  | -35 |  |  | dBc |
| PLO-IF | LO feedthrough to IF | $\mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}$ per side |  |  | -35 |  |  | dBc |
| Tx Mixer (RF = Pin 19, IF = Pins 7 and 8, LO = Pin 10 or 12, PLo = -10dBm) |  |  |  |  |  |  |  |  |
| $P_{\text {c }}$ | Power conversion gain: $R_{L}=50 \Omega$ $R_{S}=50 \Omega$ | $\begin{aligned} & \mathrm{f}_{\mathrm{S}}=2.45 \mathrm{GHz}, \\ & \mathrm{f}_{\mathrm{LO}}=2.1 \mathrm{GHz}, \\ & \mathrm{f}_{\mathrm{IF}}=350 \mathrm{MHz} \end{aligned}$ |  | 15.0 | 17 | 19.9 |  | dB |
| $\Delta \mathrm{G}_{\mathrm{C}} / \Delta \mathrm{T}$ | Gain temperature drift |  |  |  | -0.032 |  |  | $\mathrm{dB} /{ }^{\circ} \mathrm{C}$ |
| $\Delta \mathrm{G}_{\mathrm{C}} / \Delta \mathrm{V}_{\mathrm{CC}}$ | Gain voltage drift |  |  |  | 0.4 |  |  | dB/V |
| $\mathrm{S}_{11-\mathrm{RF}}$ | Output match at RF (2.45GHz) ${ }^{1}$ |  |  |  | -10 |  |  | dB |
| $\mathrm{NF}_{\mathrm{M}}$ | SSB noise figure (2.45GHz) (50 ) |  |  |  | 13.2 |  |  | dB |
| $\mathrm{P}_{\text {-1dB }}$ | Output 1dB gain compression |  |  | 1.5 | 2.9 | 4.3 |  | dBm |
| IP3 | Output third order intercept | $\mathrm{f}_{1}-\mathrm{f}_{2}=1 \mathrm{MHz}$ |  | 10.1 | +11.5 | 12.9 |  | dBm |
| $\mathrm{f}_{\mathrm{RF}}$ | RF frequency range ${ }^{3}$ |  | 2.4 |  | 2.45 |  | 2.5 | GHz |
| $\mathrm{f}_{\mathrm{IF}}$ | IF frequency range ${ }^{3}$ |  | 300 |  | 350 |  | 400 | MHz |
| Tx Mixer Spurious Components ( $\mathrm{P}_{\text {Out }}=\mathrm{P}_{-1 \mathrm{~dB}}$ ) |  |  |  |  |  |  |  |  |
| $\mathrm{P}_{\text {IF-RF }}$ | IF feedthrough to RF |  |  |  | -29 |  |  | dBc |
| PLo-RF | LO feedthrough to RF |  |  |  | -20 |  |  | dBc |
| P2LO-RF | 2*LO feedthrough to RF |  |  |  | -25 |  |  | dBc |
| Pimage-rf | Image feedthrough to RF |  |  |  | -0 |  |  | dBc |
| LO Buffer: Full and Half Frequency inputs |  |  |  |  |  |  |  |  |
| PLo | LO drive level (see figure 16) |  | -10 |  | -7 |  | 5 | dBm |
| $\mathrm{S}_{11-\mathrm{LO} 1}$ | Mixer input match ( $\mathrm{LO}=2.1 \mathrm{GHz}$ ) | LO mode $=\mathrm{Hi}$ |  |  | -10 |  |  | dB |
| $\mathrm{S}_{11-\mathrm{LO2}}$ | Mixer input match ( $\mathrm{LO}=1.05 \mathrm{GHz}$ ) | LO mode = Low |  |  | -10 |  |  | dB |
| flo2G | LO2G frequency range ${ }^{3}$ | LO mode = Hi | 1.9 |  | 2.1 |  | 2.3 | GHz |
| flotG | LO1G frequency range ${ }^{3}$ | LO mode = Low | 0.85 |  | 1.05 |  | 1.25 | GHz |
| Switching ${ }^{2}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{R} x-\mathrm{Tx}}$ | Receive-to-transmit switching time |  |  |  | 1 |  |  | $\mu \mathrm{s}$ |
| ${ }_{T_{T x-R x}}$ | Transmit-to-Receive switching time |  |  |  | 1 |  |  | $\mu \mathrm{s}$ |
| tpower up | Chip enable time |  |  |  | 1 |  |  | $\mu \mathrm{s}$ |
| tpWR DWN | Chip disable time |  |  |  | 1 |  |  | $\mu \mathrm{s}$ |

## NOTES:

1. With simple external matching
2. With 50 pF coupling capacitors on all RF and IF parts
3. This part has been optimized for the frequency range at $2.4-2.5 \mathrm{GHz}$. Operation outside this frequency range may yield performance other than specified in this datasheet.

## Table 1. Truth Table

| Chip-En | TxRx-SW | LNA-SW | LO-SW | Mode | LNA Gain | LO Freq. (Typ) |
| :---: | :---: | :---: | :---: | :--- | :---: | :---: |
| 0 | $X$ | $X$ | $X$ | Sleep | $\mathrm{N} / \mathrm{S}$ | $\mathrm{N} / \mathrm{S}$ |
| 1 | 0 | 1 | 1 | Receive | +14 dB | 2.1 GHz |
| 1 | 0 | 0 | 1 | Receive | -8 dB | 2.1 GHz |
| 1 | 0 | 1 | 0 | Receive | +14 dB | 1.05 GHz |
| 1 | 0 | 0 | 0 | Receive | -8 dB | 1.05 GHz |
| 1 | 1 | $X$ | 1 | Transmit | $\mathrm{N} / \mathrm{S}$ | 2.1 GHz |
| 1 | 1 | $X$ | 0 | Transmit | $\mathrm{N} / \mathrm{S}$ | 1.05 GHz |

## FUNCTIONAL DESCRIPTION

The SA2420 is a 2.45 GHz transceiver front-end available in the TSSOP-24 package. This integrated circuit (IC) consists of a low noise amplifier (LNA) and up- and down-converters. The injection of the local oscillator (LO) signal has two options: 1) direct injection of the LO signal at approximately 2 GHz , or 2 ) injection of an LO signal at approximately 1 GHz through an on-chip doubler. The SA2420 functions with a supply voltage range of $3-5 \mathrm{~V}$ (nominally). There is an enable/disable switch available to power up/down the entire chip in $1 \mu \mathrm{~s}$, typically. This transceiver has several unique features.

The LNA has two operating modes: 1) high gain mode with a gain = +14 dB ; and 2) low gain mode with a gain $<-10 \mathrm{~dB}$. The switch for this option is internal and is controlled externally by high and low logic to the pin. When the LNA is switched into the attenuation mode, active matching circuitry (on-chip) is switched in (reducing the number of off-chip components required). To reduce power consumption when the chip is transmitting, the LNA is automatically switched into a "sleep" mode (internally) without the use of external circuitry.
The up and down frequency converters are single-ended at the RF port of the mixers. The up and down converters share the same
(RF) pin and use an internal switch for transmitting (up-converting) or receiving (down-converting) modes. The switch is controlled externally by high and low logic states. The RF port is matched to $50 \Omega$ and has an input IP3 of +2.8 dBm (mixer only). The down-convert mixer is buffered and has open collectors at the pins to allow for matching to common SAW filters. The up-convert mixer has differential inputs (IF port) and single-ended output (RF port), with an input pin to output pin gain of 17 dB . The output of the up-converter is designed for a power level $=+3 \mathrm{dBm}\left(\mathrm{P}_{-1 \mathrm{~dB}}\right)$. The mixers are fed by the two LO options.
The available LO options are: direct injection ( 2.1 GHz at the pin) or through an on-chip doubler. The doubler has a simple LC bandpass filter (internal) at its output which passes the second harmonic to the mixers. Through an internal switch (controlled externally), either LO can be used depending on the designer's application. If an application requires the use of a 1.05 GHz VCO , then the doubler option would be used to double the frequency $(2 \times 1.05 \mathrm{GHz}=$ 2.1 GHz ) before being injected into the mixers. For a 2.1 GHz VCO, the direct option would be used. With this option, the signal passes through an on-chip buffer and is then injected into the mixers.


Figure 3. Rx \& Tx Currents VS Temperature


Figure 4. Rx \& Tx Currents VS Voltage Supply


Figure 5. LNA Gain \& $\mathbf{5 0 \Omega}$ NF VS Temperature


Figure 6. LNA Gain \& $50 \Omega$ NF VS Frequency


Figure 7. LNA Gain \& $50 \Omega$ NF VS Supply Voltage


Figure 8. LNA Loss Mode \& S12 VS Frequency


Figure 9. LNA Input IP3 and P-1dB VS Supply Voltage


Figure 10. LNA Input IP3 and P-1dB VS Frequency


Figure 11. LNA Loss Mode Input IP3 and P-1dB VS Voltage


Figure 12. Rx Mixer Conv. Gain \& SSB NF VS Temperature


Figure 13. Rx Mixer Conv. Gain \& SSB NF VS Supply Voltage


Figure 14. Rx Mixer Input IP3 and P-1dB VS Supply Voltage


Figure 15. Rx Mixer Output IP3 and P-1dB VS Frequency


Figure 16. Rx Mixer Conversion Gain VS LO Power


Figure 17. Tx Mx conv. Gain and Output Pwr VS Temp.


Figure 18. Tx Mixer LO and Image Suppression


Figure 19. Tx Mixer Gain \& NF VS Supply Voltage


Figure 20. Tx Mixer Output P-1dB and IP3 Vs Voltage


Figure 21. Tx Mixer Output IP3 and P-1dB VS Temperature


Figure 22. Tx Mixer Output IP3 and P-1dB VS Frequency


# XXX 10 MLS WIDE XXX MILS LONG ON 31 MILS THICK OFNATURAL FR-4 SUBSTRATE 

Figure 23.


Figure 24. SA2420 RF Transciever


DIMENSIONS (mm are the original dimensions)

| UNIT | $\mathbf{A}$ <br> max. | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{3}}$ | $\mathbf{b}_{\mathbf{p}}$ | $\mathbf{c}$ | $\mathbf{D}^{(1)}$ | $\mathbf{E}^{(2)}$ | $\mathbf{e}$ | $\mathbf{H}_{\mathbf{E}}$ | $\mathbf{L}$ | $\mathbf{L}_{\mathbf{p}}$ | $\mathbf{Q}$ | $\mathbf{v}$ | $\mathbf{w}$ | $\mathbf{y}$ | $\mathbf{Z}^{(1)}$ | $\boldsymbol{\theta}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.10 | 0.15 | 0.95 | 0.25 | 0.30 | 0.2 | 7.9 | 4.5 | 0.6 | 6.6 | 1.0 | 0.75 | 0.4 | 0.2 | 0.13 | 0.1 | 0.5 | $8^{\circ}$ |
|  | 0.05 | 0.80 | 0.2 | 0.19 | 0.1 | 7.7 | 4.3 | 0.6 | 6.2 | 1.0 | 0.50 | 0.3 | 0.2 | $0^{\circ}$ |  |  |  |  |

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |
| SOT355-1 |  | MO-153AD |  |  | $\begin{gathered} \hline 93-06-16 \\ 95-02-04 \end{gathered}$ |

## NOTES

| DEFINITIONS |  |  |
| :---: | :---: | :--- |
| Data Sheet Identification | Product Status | Definition |
| Objective Specification | Formative or in Design | This data sheet contains the design target or goal specifications for product development. Specifications <br> may change in any manner without notice. |
| Preliminary Specification | Preproduction Product | This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips <br> Semiconductors reserves the right to make changes at any time without notice in order to improve design <br> and supply the best possible product. |
| Product Specification | Full Production | This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes <br> at any time without notice, in order to improve design and supply the best possible product. |

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS
Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

## Philips Semiconductors

811 East Arques Avenue

## P.O. Box 3409

Sunnyvale, California 94088-3409
Telephone 800-234-7381

## Let's make things better.



PHILIPS

