## 8-bit latched/registered/pass-thru Futurebus+ universal interface transceiver

## FEATURES

- 8-bit transceivers
- Latched, registered or straight through in either $A$ to $B$ or $B$ to $A$ path
- Drives heavily loaded backplanes with equivalent load impedances down to $10 \Omega$.
- High drive 100 mA BTL Open Collector drivers on B-port
- Allows incident wave switching in heavily loaded backplane buses
- Reduced BTL voltage swing produces less noise and reduces power consumption
- Built-in precision band-gap reference provides accurate receiver thresholds and improved noise immunity
- Compatible with IEEE Futurebus+ or proprietary BTL backplanes
- Each BTL driver has a dedicated Bus GND for a signal return
- Controlled output ramp and multiple GND pins minimize ground bounce
- Glitch-free power up/power down operation
- Low ICC current
- Tight output skew
- Supports live insertion

QUICK REFERENCE DATA

| SYMBOL | PARAMETER |  | TYPICAL | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation delay Aln to Bn |  | $\begin{aligned} & \hline 3.0 \\ & 3.0 \end{aligned}$ | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation delay Bn to AOn |  | $\begin{aligned} & 4.3 \\ & 4.1 \end{aligned}$ | ns |
| $\mathrm{C}_{\mathrm{OB}}$ | Output capacitance ( $\overline{\mathrm{BO}}-\overline{\mathrm{Bn}}$ only) |  | 6 | pF |
| IOL | Output current ( $\overline{\mathrm{B0}}$ - $\overline{\mathrm{Bn}}$ only) |  | 100 | mA |
| $I_{C C}$ | Supply current | Aln to Bn (outputs Low or High) | 24 | mA |
|  |  | $\overline{\mathrm{Bn}}$ to AOn (outputs Low) | 45 |  |
|  |  | $\overline{\mathrm{Bn}}$ to AOn (outputs High) | 22 |  |

## ORDERING INFORMATION

| PACKAGES | COMMERCIAL RANGE | DRAWING <br> NUMBER |
| :---: | :---: | :---: |
| 52-pin Plastic Quad Flat Pack (QFP) | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% ; \mathrm{T}_{\mathrm{amb}}=\mathbf{0}^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | SB2033BB |

NOTE: Thermal mounting or forced air is recommended
PIN CONFIGURATION


## DESCRIPTION

The FB2033 is an 8-bit transceiver featuring a split input (AI) and output (AO) bus on the TTL-level side.

The common I/O, open collector B port operates at BTL signal levels. The logic element for data flow in each direction is controlled by two pairs of mode select inputs (SBA0 and SBA1 for B-to-A, SAB0 and SAB1 for A-to-B). It can be configured as a buffer, a register, or a D-type latch.

When configured in the buffer mode, the inverse of the input data appears at the output port. In the flip-flop mode, data is stored on the rising edge of the appropriate clock input (LCAB or LCBA). In the latch mode, clock pins serve as transparent-High latch enables. Regardless of the mode, data is inverted from input to output.
Data flow in the B-to-A direction, regardless of the logic element selected, is further controlled by the Loopback input. When the Loopback input is High the output of the selected A-to-B logic element (not inverted) becomes the B-to-A input.

The 3-State AO port is enabled by asserting a High level on OEA. The B port has two output enables, OEB0 and OEB1. Only when OEB0 is High and OEB1 is Low is the output enabled. When either OEB0 is Low or OEB1 is High, the B-port is inactive and is pulled to the level of the pull-up voltage. New data can be entered in the flip-flop and latched modes or can be retained while the associated outputs are in 3-State (AO port) or inactive (B port).
The B-port drivers are Low-capacitance open collectors with controlled ramp and are designed to sink 100 mA . Precision band gap references on the B-port ensure very good noise margins by limiting the switching threshold to a narrow region centered at 1.55 V .

The B-port interfaces to "Backplane Transceiver Logic" (see the IEEE 1194.1 BTL standard). BTL features low power consumption
by reducing voltage swing ( $1 \mathrm{~V} p-\mathrm{p}$, between 1 V and 2 V ) and reduced capacitive loading by placing an internal series diode on the drivers. BTL also provides incident wave switching, a necessity for high performance backplanes.

Output clamps are provided on the BTL outputs to further reduce switching noise. The " $\mathrm{V}_{\mathrm{OH}}$ " clamp reduces inductive ringing effects during a Low-to-High transition. The " $\mathrm{V}_{\mathrm{OH}}$ " clamp is always active. The other clamp, the "trapped reflection" clamp, clamps out ringing below the BTL $0.5 \mathrm{~V} \mathrm{~V}_{\mathrm{OL}}$ level. This clamp remains active for approximately 100 ns after a High-to-Low transition.

To support live insertion, OEB0 is held Low during power on/off cycles to ensure glitch- free B port drivers. Proper bias for B port drivers during live insertion is provided by the BIAS $V$ pin when at a 5 V level while $\mathrm{V}_{\mathrm{CC}}$ is Low. The BIAS V pin is a low current input which will reverse-bias the BTL driver series Schottky diode, and also bias the B port output pins to a voltage between 1.62 V and 2.1 V . This bias function is in accordance with IEEE BTL Standard 1194.1. If live insertion is not a requirement, the BIAS $V$ pin should be tied to a $\mathrm{V}_{\mathrm{CC}}$ pin.

The LOGIC GND and BUS GND pins are isolated inside the package to minimize noise coupling between the BTL and TTL sides. These pins should be tied to a common ground external to the package.

Each BTL driver has an associated BUS GND pin that acts as a signal return path and these BUS GND pins are internally isolated from each other. In the event of a ground return fault, a "hard" signal failure occurs instead of a pattern dependent error that may be very infrequent and impossible to trouble- shoot.

As with any high power device thermal considerations are critical. It is recommended that airflow (300lfpm) and/or thermal mounting be used to ensure proper junction temperature.

PIN DESCRIPTION

| SYMBOL | PIN NUMBER | TYPE | NAME AND FUNCTION |
| :---: | :---: | :---: | :---: |
| AIO-AI7 | 50, 52, 3, 5, 8, 10, 12, 15 | Input | Data inputs (TTL) |
| AO0-AO7 | 51, 2, 4, 6, 9, 11, 14, 16 | Output | 3-State outputs (TTL) |
| B0-B7 | 40, 38, 36, 34, 32, 30, 28, 26 | I/O | Data inputs/Open Collector outputs, High current drive (BTL) |
| OEB0 | 23 | Input | Enables the B outputs when High |
| OEB1 | 24 | Input | Enables the B outputs when Low |
| OEA | 43 | Input | Enables the AO outputs when High |
| BUS GND | 39, 37, 35, 33, 31, 29, 27, 25 | GND | Bus ground (0V) |
| LOGIC GND | 1, 13, 17, 49 | GND | Logic ground (0V) |
| $\mathrm{V}_{\mathrm{CC}}$ | 18, 22, 48 | Power | Positive supply voltage |
| BIAS V | 41 | Power | Live insertion pre-bias pin |
| $B G V_{C C}$ | 44 | Power | Band Gap threshold voltage reference |
| BG GND | 42 | GND | Band Gap threshold voltage reference ground |
| SABn | 20, 21 | Input | Mode select from Al to $\overline{\mathrm{B}}$ |
| SBAn | 45, 46 | Input | Mode select from B to AO |
| LCAB | 47 | Input | A-to-B clock/latch enable (transparent latch when High) |
| LCBA | 19 | Input | B-to-A clock/latch enable (transparent latch when High) |
| Loopback | 7 | Input | Enables loopback function when High (from Aln to AOn) |

## 8-bit latched/registered/pass-thru

FUNCTION TABLE

| MODE | INPUTS |  |  |  |  |  |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Aln | Bn ${ }^{*}$ | OEBO | OEB1 | OEA | LCAB | LCBA | $S A B_{1}$ 0 | $\begin{gathered} \text { SBA }_{1} \\ 0 \end{gathered}$ | AOn | $\overline{B n}$ |
| Aln to Bn thru mode | L | - | H | L | L | X | X | LL | XX | Z | $\mathrm{H}^{\star *}$ |
|  | H | - | H | L | L | X | X | LL | XX | Z | L |
| Aln to $\overline{\mathrm{Bn}}$ transparent latch | L | - | H | L | L | H | X | HX | XX | Z | $H^{* *}$ |
|  | H | - | H | L | L | H | X | HX | XX | Z | L |
| Aln to $\overline{\mathrm{Bn}}$ latch and read | 1 | - | H | L | L | $\downarrow$ | X | HX | XX | Z | $H^{* *}$ |
|  | h | - | H | L | L | $\downarrow$ | X | HX | XX | Z | L |
| Aln to Bn register | L | - | H | L | L | $\uparrow$ | X | LH | XX | Z | $\mathrm{H}^{\star *}$ |
|  | H | - | H | L | L | $\uparrow$ | X | LH | XX | Z | L |
| Bn outputs latched and read (preconditioned latch) | X | - | H | L | L | L | X | HX | XX | Z | latched data |
| $\overline{\mathrm{Bn}}$ to AOn thru mode | X | L | L | H | H | X | X | XX | LL | H | input |
|  | X | H | L | H | H | X | X | XX | LL | L | input |
| $\overline{B n}$ to AOn transparent latch | X | L | L | H | H | X | H | XX | HX | H | input |
|  | X | H | L | H | H | X | H | XX | HX | L | input |
| $\overline{\mathrm{Bn}}$ to AOn latch and read | X | 1 | L | H | H | X | $\downarrow$ | XX | HX | H | input |
|  | X | h | L | H | H | X | $\downarrow$ | XX | HX | L | input |
| $\overline{\mathrm{Bn}}$ to AOn register | X | L | L | H | H | X | $\uparrow$ | XX | LH | H | input |
|  | X | H | L | H | H | X | $\uparrow$ | XX | LH | L | input |
| AOn outputs latched and read (preconditioned latch) | X | X | L | H | H | X | L | XX | HX | latched data | X |
| Disable Bn outputs | X | X | L | X | X | X | X | XX | XX | X | $\mathrm{H}^{* *}$ |
|  | X | X | X | H | X | X | X | XX | XX | X | $H^{* *}$ |
| Disable AOn outputs | X | X | X | X | L | X | X | XX | XX | Z | X |

FUNCTION SELECT TABLE

| MODE SELECTED | SXX1 | SXX0 |
| :---: | :---: | :---: |
| Thru mode | L | L |
| Register mode | L | H |
| Latch mode | H | X |

## NOTES:

$\mathrm{H}=$ High voltage level
L = Low voltage level
$\mathrm{h}=$ High voltage level one set-up time prior to the High-to-Low LCXX transition
I = Low voltage level one set-up time prior to the High-to-Low LCXX transition
$X=$ Don't care
Z = High-impedance (OFF) state

- = Input not externally driven
$\uparrow=$ Low-to-High transition
$\downarrow=$ High-to-Low transition
$\mathrm{H}^{\star *}=$ Goes to level of pull-up voltage
$\overline{\mathrm{Bn}^{*}}=$ Precaution should be taken to ensure $B$ inputs do not float. If they do, they are equal to Low state.
NOTE: In Loopback mode (Loopback = High), Aln inputs are routed to the AOn outputs. The $\overline{B n}$ inputs are blocked out.


## 8-bit latched/registered/pass-thru

LOGIC DIAGRAM


## 8-bit latched/registered/pass-thru

## Futurebus+ universal interface transceiver

## ABSOLUTE MAXIMUM RATINGS

Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.

| SYMBOL | PARAMETER |  | RATING | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | -0.5 to +7.0 | V |
| $\mathrm{V}_{\text {IN }}$ | Input voltage | All inputs except $\overline{\mathrm{BO}}-\overline{\mathrm{Bn}}$ | -1.2 to +7.0 | V |
|  |  | $\overline{\mathrm{BO}}$ - $\overline{\mathrm{Bn}}$ | -1.2 to +3.5 |  |
| In | Input current |  | -40 to +5.0 | mA |
| $\mathrm{V}_{\text {OUT }}$ | Voltage applied to output in High output state |  | -0.5 to $+V_{C C}$ | V |
| lout | Current applied to output in Low output state | AOO - AOn | 48 | mA |
|  |  | $\overline{\mathrm{BO}}-\overline{\mathrm{Bn}}$ | 200 |  |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | NOM | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{H}}$ | High-level input voltage | Except B0-Bn | 2.0 |  |  | V |
|  |  | $\overline{\mathrm{BO}}$ - $\overline{\mathrm{Bn}}$ | 1.62 | 1.55 |  |  |
| VIL | Low-level input voltage | Except B0-Bn |  |  | 0.8 | V |
|  |  | $\overline{\mathrm{BO}}$ - Bn |  |  | 1.47 |  |
| $\mathrm{I}_{1 \times}$ | Input clamp current | Except $\overline{\mathrm{BO}}$ - $\overline{\mathrm{Bn}}$ |  |  | -40 | mA |
|  |  | $\overline{\text { B }-\mathrm{Bn}}$ |  |  | -50 |  |
| $\mathrm{I}_{\mathrm{OH}}$ | High-level output current | AOO - AOn |  |  | -3 | mA |
| lob | Low-level output current | AOO-AOn |  |  | 24 | mA |
|  |  | $\overline{\mathrm{BO}}$ - $\overline{\mathrm{Bn}}$ |  |  | 100 |  |
| $I_{\text {I }}$ | Off device input current | $\begin{aligned} & \text { Except BO }-\mathrm{Bn}, \\ & \mathrm{~V}_{\mathrm{I}}=0 \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V} \end{aligned}$ |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {OB }}$ | Output capacitance of B port |  |  | 6 | 7 | pF |
| $\mathrm{T}_{\text {amb }}$ | Operating free-air temperature range |  | 0 |  | +70 | ${ }^{\circ} \mathrm{C}$ |

## 8-bit latched/registered/pass-thru

## DC ELECTRICAL CHARACTERISTICS

Over recommended operating free-air temperature range unless otherwise noted.

| SYMBOL | PARAMETER |  | TEST CONDITIONS ${ }^{1}$ | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP ${ }^{2}$ | MAX |  |
| IOH | High level output current | $\overline{B 0}-\overline{B n}$ |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IL}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IH}}=\mathrm{MIN}, \mathrm{V}_{\mathrm{OH}}=1.9 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| IOFF | Power-off output current | B0 - Bn | $\mathrm{V}_{\mathrm{CC}}=0.0 \mathrm{~V}, \mathrm{~V}_{\text {IL }}=\mathrm{MAX}, \mathrm{V}_{\text {IH }}=\mathrm{MIN}, \mathrm{V}_{\mathrm{OH}}=1.9 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | AO0 - AOn ${ }^{4}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\mathrm{IL}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IH}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA}$ | 2.5 | 2.85 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | AO0 - AOn ${ }^{4}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\mathrm{IL}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IH}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}$ |  |  | 0.5 | V |
|  |  | $\overline{B 0}-\overline{B n}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\mathrm{IL}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IH}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=100 \mathrm{~mA}$ | . 75 | 1.0 | 1.15 |  |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\mathrm{IL}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IH}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ | 0.5 |  |  |  |
| $\mathrm{V}_{\text {IK }}$ | Input clamp voltage | Except B0-Bn | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{I}}=\mathrm{I}_{\mathrm{IK}}$ |  |  | -0.5 | V |
|  |  | $\overline{B 0}-\overline{B n}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{I}}=\mathrm{I}_{\mathrm{I}}{ }^{6}$ | 0.3 |  |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  | -1.2 |  |
| $!$ | Input current at maximum input voltage | Except B0-Bn | $\mathrm{V}_{C C}=\mathrm{MAX}, \mathrm{V}_{\mathrm{I}}=0.0 \mathrm{~V}$ or 5.5 V |  |  | $\pm 50$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | High-level input current | Except $\overline{\mathrm{B}}$ - $\overline{\mathrm{Bn}}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{I}}=2.7 \mathrm{~V}, \overline{\mathrm{Bn}}=\mathrm{Aln}=0 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
|  |  | $\overline{\mathrm{BO}}-\overline{\mathrm{Bn}}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{I}}=1.9 \mathrm{~V}$ |  |  | 100 |  |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{I}}=3.5 \mathrm{~V}^{5}$ | 100 |  |  | mA |
| IIL | Low-level input current | Except B0-Bn | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{I}}=0.5 \mathrm{~V}$ |  |  | -20 | $\mu \mathrm{A}$ |
|  |  | $\overline{\mathrm{BO}}-\overline{\mathrm{Bn}}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{1}=0.75 \mathrm{~V}$ |  |  | -100 |  |
| $\mathrm{l}_{\mathrm{OZH}}$ | Off-state output current | AOO - AOn | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
| lozl | Off-state output current | AOO - AOn | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ |  |  | -50 | $\mu \mathrm{A}$ |
| los | Short-circuit output current ${ }^{3}$ | $\begin{aligned} & \text { AOO - AOn } \\ & \text { only } \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{O}}=0.0 \mathrm{~V}$ | -45 |  | -150 | mA |
| $I_{C C}$ | Supply current (total) | Aln to Bn | $\mathrm{V}_{\mathrm{CC}}=$ MAX, outputs Low or High |  | 24 | 50 | mA |
|  |  | $\overline{B n}$ to AOn | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$, outputs Low |  | 45 | 75 |  |
|  |  | $\overline{\mathrm{Bn}}$ to AOn | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$, outputs High |  | 22 | 44 |  |

## NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operation conditions for the applicable type.
2. All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time. For testing los, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, $\mathrm{I}_{\mathrm{OS}}$ tests should be performed last.
4. Due to test equipment limitations, actual test conditions are $\mathrm{V}_{\mathrm{IH}}=1.8 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IL}}=1.3 \mathrm{~V}$ for the B side.
5. For B port input voltage between 3 and 5 volts $I_{I H}$ will be greater than $100 \mu \mathrm{~A}$, but the parts will continue to function normally.
6. $\overline{\mathrm{BO}}-\mathrm{B} 7$ clamps remain active for a minimum of 80 ns following a High-to-Low transition.

## 8-bit latched/registered/pass-thru Futurebus+ universal interface transceiver

## LIVE INSERTION SPECIFICATIONS

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | NOM | MAX |  |
| $\mathrm{V}_{\text {BIASV }}$ | Bias pin voltage | $\mathrm{V}_{\mathrm{CC}}=0$ to $5.25 \mathrm{~V}, \overline{\mathrm{Bn}}=0$ to 2.0 V | 4.5 |  | 5.5 | V |
| $\mathrm{I}_{\text {BIASV }}$ | Bias pin DC current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=0 \text { to } 4.75 \mathrm{~V}, \mathrm{Bn}=0 \text { to } 2.0 \mathrm{~V}, \\ & \text { Bias } \mathrm{V}=4.5 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  | 1 | mA |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{Cc}}=4.5 \text { to } 5.5 \mathrm{~V}, \overline{\mathrm{Bn}}=0 \text { to } 2.0 \mathrm{~V}, \\ & \text { Bias } \mathrm{V}=4.5 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $V_{\text {Bn }}$ | Bus voltage during pre-bias | $\overline{\mathrm{BO}}-\mathrm{B8}=0 \mathrm{~V}$, Bias $\mathrm{V}=5.0 \mathrm{~V}$ | 1.62 |  | 2.1 | V |
| $\mathrm{I}_{\text {LM }}$ | Fall current during pre-bias | $\overline{\mathrm{BO}}-\mathrm{B8}=2 \mathrm{~V}$, Bias $\mathrm{V}=4.5$ to 5.5 V | 1 |  |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{HM}}$ | Rise current during pre-bias | $\overline{\mathrm{BO}}-\mathrm{B8}=1 \mathrm{~V}$, Bias $\mathrm{V}=4.5$ to 5.5 V | -1 |  |  | $\mu \mathrm{A}$ |
| $I_{\text {Bn }}$ PEAK | Peak bus current during insertion | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{CC}}=0 \text { to } 5.25 \mathrm{~V}, \overline{\mathrm{BO}}-\overline{\mathrm{B} 8}=0 \text { to } 2.0 \mathrm{~V}, \\ \mathrm{Bias} \mathrm{~V}=4.5 \text { to } 5.5 \mathrm{~V}, \mathrm{OEB0}=0.8 \mathrm{~V}, \mathrm{t}_{\mathrm{r}}=2 \mathrm{~ns} \\ \hline \end{array}$ |  |  | 10 | mA |
| IoLOFF | Power up current | $\mathrm{V}_{\mathrm{CC}}=0$ to 5.25 V , OEB0 $=0.8 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=0$ to 2.2V, OEB0 $=0$ to 5 V |  |  | 100 |  |
| $\mathrm{t}_{\mathrm{GR}}$ | Input glitch rejection | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 1.0 | 1.35 |  | ns |

## AC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITION | A PORT LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=0 \text { to } 70^{\circ} \mathrm{C}, \\ \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ |  |  |
|  |  |  | MIN | TYP | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {MAX }}$ | Maximum clock frequency | Waveform 4 | 100 | 150 |  | 100 |  | MHz |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation delay (thru mode) Bn to AOn | Waveform 1, 2 | $\begin{aligned} & 2.2 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 4.3 \\ & 4.1 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 1.8 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 7.0 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation delay (transparent latch) Bn to AOn | Waveform 1, 2 | $\begin{aligned} & 1.5 \\ & 2.4 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 4.4 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 6.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 2.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 7.5 \\ & 7.5 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation delay LCBA to AOn | Waveform 1, 2 | $\begin{aligned} & 2.0 \\ & 2.2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.8 \\ & 4.3 \\ & \hline \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 6.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.8 \\ & 1.7 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 6.5 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation delay SBAn to AOn | Waveform 1, 2 | $\begin{aligned} & \hline 1.4 \\ & 1.4 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.9 \\ & 3.1 \\ & \hline \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 5.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 6.5 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation delay (Loopback mode) Aln to AOn | Waveform 1, 2 | $\begin{aligned} & 2.0 \\ & 2.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.8 \\ & 3.9 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 6.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.8 \\ & 2.3 \\ & \hline \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 7.0 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpLH } \\ & t_{\text {PHL }} \\ & \hline \end{aligned}$ | Propagation delay (Loopback mode) Loopback to AOn | Waveform 1, 2 | $\begin{aligned} & 1.2 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & 3.4 \\ & 3.2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 5.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 6.5 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpZH } \\ & \text { tpPL }^{2} \end{aligned}$ | Output enable time from High or Low OEA to AOn | Waveform 5, 6 | $\begin{aligned} & 1.0 \\ & 2.6 \end{aligned}$ | $\begin{aligned} & \hline 3.1 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 5.1 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 2.4 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 5.8 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PHZ}} \\ & \mathrm{t}_{\mathrm{PLLZ}} \end{aligned}$ | Output disable time to High or Low OEA to AOn | Waveform 5, 6 | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 4.6 \end{aligned}$ | $\begin{aligned} & 1.7 \\ & 1.7 \end{aligned}$ | $\begin{aligned} & 5.6 \\ & 5.2 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{TLH}} \\ & \mathrm{t}_{\mathrm{THL}} \\ & \hline \end{aligned}$ | Output transition time, AOn Port $10 \%$ to $90 \%, 90 \%$ to $10 \%$ | Test Circuit and Waveforms |  |  |  | $\begin{aligned} & 2.0 \\ & 2.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 5.0 \\ & \hline \end{aligned}$ | ns |
| $\mathrm{t}_{\text {SK }}(0)$ | Output to output skew, A port ${ }^{1}$ | Waveform 3 |  | 0.5 | 1.0 |  | 1.5 | ns |
| ${ }^{\text {t }}$ KK $(p)$ | Pulse skew 2 <br> $\left.\right\|_{\mathrm{t}_{\text {PHL }}}-\left.\mathrm{t}_{\text {PLH }}\right\|_{\mathrm{MAX}}$ | Waveform 2 |  | 0.3 | 1.0 |  | 1.5 | ns |

NOTES:

1. Bn to AOn propagation delays are extended for 5 nanoseconds following B port excursions above 3.1 volts.
2. It $t_{\text {PN }}$ actual - tpmactual for any data input to output path compared to any other data input to output path where N and M are either LH or HL . Skew times are valid only under same test conditions (temperature, $\mathrm{V}_{\mathrm{CC}}$, loading, etc.).
3. $t_{s k}(p)$ is used to quantify duty cycle characteristics. In essence it compares the input signal duty cycle to the corresponding output signal duty cycle ( 50 MHz input frequency and $50 \%$ duty cycle, tested on data paths only).

## 8-bit latched/registered/pass-thru

FB2033
Futurebus+ universal interface transceiver

AC ELECTRICAL CHARACTERISTICS (Continued)

| SYMBOL | PARAMETER | TEST CONDITION | B PORT LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=5 \mathrm{~V} \\ \mathrm{C}_{\mathrm{D}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{U}}=9 \Omega \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=0 \text { to } 70^{\circ} \mathrm{C}, \\ \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \\ \mathrm{C}_{\mathrm{D}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{U}}=9 \Omega \end{gathered}$ |  |  |
|  |  |  | MIN | TYP | MAX | MIN | MAX |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation delay (thru mode) Aln to Bn | Waveform 1, 2 | $\begin{aligned} & 1.2 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 2.9 \\ & 2.9 \end{aligned}$ | $\begin{aligned} & 4.3 \\ & 4.4 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 4.8 \\ & 4.6 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation delay (transparent latch) Aln to Bn | Waveform 1, 2 | $\begin{aligned} & 1.4 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 3.1 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 4.8 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 5.1 \\ & 5.1 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation delay LCAB to Bn | Waveform 1, 2 | $\begin{aligned} & 2.7 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & 4.4 \\ & 5.1 \end{aligned}$ | $\begin{aligned} & 5.7 \\ & 6.6 \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 6.4 \\ & 7.1 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tPLH } \\ & t_{\text {PHL }} \end{aligned}$ | Propagation delay SABn to Bn | Waveform 1, 2 | $\begin{aligned} & 1.8 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 3.6 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 4.9 \end{aligned}$ | $\begin{aligned} & 1.4 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 5.7 \\ & 5.2 \end{aligned}$ | ns |
| tpZH <br> tpZL | Enable/disable time OEB0 or OEB1 to Bn | Waveform 1, 2 | $\begin{aligned} & 1.4 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.1 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 5.6 \end{aligned}$ | ns |
| $\Delta \mathrm{V} / \Delta \mathrm{t}$ | Output transition rate, Bn Port $20 \%$ to $80 \%, 80 \%$ to $20 \%$ | Test Circuit and Waveforms |  |  |  | 0.4 | 1.2 | V/ns |
| $\mathrm{t}_{\text {SK }}(0)$ | Output to output skew, B port ${ }^{1}$ | Waveform 3 |  | 0.8 | 1.5 |  | 2.0 | ns |
| $t_{\text {SK }}(\mathrm{p})$ | Pulse skew 2 <br> $\left.\right\|_{t_{\text {PHL }}}-$ t $\left._{\text {PLH }}\right\|_{\text {MAX }}$ | Waveform 2 |  | 0.3 | 1.5 |  |  | ns |
| SYMBOL | PARAMETER | TEST CONDITION | $\mathrm{R}_{\mathrm{U}}=16.5 \Omega$ |  |  | $\mathrm{R}_{\mathrm{U}}=16.5 \Omega$ |  | UNIT |
| $\begin{aligned} & \text { tPLH } \\ & \mathrm{t}_{\mathrm{PH}} \\ & \hline \end{aligned}$ | Propagation delay (thru mode) Aln to Bn | Waveform 1, 2 | $\begin{aligned} & 1.2 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 4.4 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 4.9 \\ & 4.7 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation delay (transparent latch) Aln to Bn | Waveform 1, 2 | $\begin{aligned} & 1.4 \\ & 1.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 3.2 \\ & 3.4 \\ & \hline \end{aligned}$ | $\begin{aligned} & 4.6 \\ & 4.9 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 5.2 \\ & 5.2 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation delay LCAB to $\overline{B n}$ | Waveform 1, 2 | $\begin{aligned} & 2.7 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 5.2 \end{aligned}$ | $\begin{aligned} & 5.8 \\ & 6.7 \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 7.2 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation delay SABn to Bn | Waveform 1, 2 | $\begin{aligned} & 1.8 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 3.7 \\ & 3.4 \end{aligned}$ | $\begin{aligned} & 5.1 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 1.4 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 5.8 \\ & 5.3 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PZH}} \\ & \mathrm{t}_{\mathrm{PZL}} \\ & \hline \end{aligned}$ | Enable/disable time OEB0 or OEB1 to Bn | Waveform 1, 2 | $\begin{aligned} & 1.4 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 3.1 \\ & 3.2 \end{aligned}$ | $\begin{aligned} & 4.6 \\ & 5.1 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 5.1 \\ & 5.7 \\ & \hline \end{aligned}$ | ns |
| $\Delta \mathrm{V} / \Delta \mathrm{t}$ | Output transition rate, Bn Port $20 \%$ to $80 \%, 80 \%$ to $20 \%$ | Test Circuit and Waveforms |  |  |  | 0.2 | 0.6 | V/ns |
| $\mathrm{t}_{\text {SK }}(0)$ | Output to output skew, B port ${ }^{1}$ | Waveform 3 |  | 0.5 | 1.0 |  | 1.5 | ns |
| $t_{\text {SK }}(\mathrm{p})$ | Pulse skew ${ }^{2}$ <br> $\left.\right\|_{\mathrm{t}_{\mathrm{PHL}}}-\left.\mathrm{t}_{\mathrm{PLH}}\right\|_{\mathrm{MAX}}$ | Waveform 2 |  | 0.3 | 1.0 |  | 1.5 | ns |

## NOTES:

1. It $t_{p N a c t u a l ~-~ t p m a c t u a l ~ \mid f o r ~ a n y ~ d a t a ~ i n p u t ~ t o ~ o u t p u t ~ p a t h ~ c o m p a r e d ~ t o ~ a n y ~ o t h e r ~ d a t a ~ i n p u t ~ t o ~ o u t p u t ~ p a t h ~ w h e r e ~}^{N}$ and M are either LH or HL . Skew times are valid only under same test conditions (temperature, $\mathrm{V}_{\mathrm{CC}}$, loading, etc.).
2. $t_{s k}(p)$ is used to quantify duty cycle characteristics. In essence it compares the input signal duty cycle to the corresponding output signal duty cycle ( 50 MHz input frequency and $50 \%$ duty cycle, tested on data paths only).

## 8-bit latched/registered/pass-thru

## AC SETUP REQUIREMENTS

| SYMBOL | PARAMETER | TEST CONDITION | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=0 \text { to } 70^{\circ} \mathrm{C}, \\ \mathrm{~V}_{\mathrm{Cc}}=5 \mathrm{~V} \pm 10 \% \end{gathered}$ |  |  |
|  |  |  | $\begin{gathered} C_{L}=50 \mathrm{pF}(A \text { side }) / C_{D}=30 \mathrm{pF}(B \text { side }) \\ R_{L}=500 \Omega(A \text { side }) / R_{U}=9 \Omega \text { (B side) } \end{gathered}$ |  |  |  |  |  |
|  |  |  | MIN | TYP | MAX | MIN | MAX |  |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \\ & \hline \end{aligned}$ | Setup time <br> Aln to LCAB or $\overline{B n}$ to LCBA | Waveform 4 | $\begin{aligned} & 3.0 \\ & 3.0 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 4.0 \\ & 4.0 \\ & \hline \end{aligned}$ |  | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{k}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{h}}(\mathrm{~L}) \end{aligned}$ | Hold time Aln to LCAB or $\overline{B n}$ to LCBA | Waveform 4 | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ |  |  | 1.3 1.3 |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{w}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{w}}(\mathrm{~L}) \\ & \hline \end{aligned}$ | Pulse width, High or Low LCAB or LCBA | Waveform 4 | 3.0 3.0 |  |  | 4.0 4.0 |  | ns |
| SYMBOL | PARAMETER | TEST CONDITION | $\begin{gathered} C_{L}=50 \mathrm{pF}(A \text { side }) / C_{D}=30 \mathrm{pF} \text { ( } \mathrm{B} \text { side) } \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \text { (A side) } / \mathrm{R}_{\mathrm{U}}=16.5 \Omega \text { (B side) } \end{gathered}$ |  |  |  |  | UNIT |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \\ & \hline \end{aligned}$ | Setup time <br> Aln to LCAB or $\overline{B n}$ to LCBA | Waveform 4 | 3.0 <br> 3.0 <br> 1.0 |  |  | $\begin{aligned} & 4.0 \\ & 4.0 \\ & \hline \end{aligned}$ |  | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{h}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{h}}(\mathrm{~L}) \end{aligned}$ | Hold time <br> Aln to LCAB or Bn to LCBA | Waveform 4 | $\begin{aligned} & 1.0 \\ & 1.0 \\ & \hline \end{aligned}$ |  |  | 1.3 1.3 |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{w}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{w}}(\mathrm{~L}) \end{aligned}$ | Pulse width, High or Low LCAB or LCBA | Waveform 4 | 3.0 3.0 |  |  | 4.0 4.0 |  | ns |

AC WAVEFORMS


Waveform 1. Propagation Delay for Data or Output Enable to Output


Waveform 3. Output to Output Skew


Waveform 5. 3-State Output Enable Time to High Level and Output Disable Time from High Level


Waveform 2. Propagation Delay for Data or Output Enable to Output


Waveform 4. Setup and Hold Times, Pulse Widths and Maximum Frequency


Waveform 6. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

## 8-bit latched/registered/pass-thru

## TEST CIRCUIT AND WAVEFORMS



