

## 8-bit Futurebus+ transceiver

## FB2040A

## FEATURES

- 8-bit BTL transceivers
- Separate I/O on TTL A-port
- Inverting
- Drives heavily loaded backplanes with equivalent load impedances down to 10 $\Omega$ .
- High drive 100mA BTL open collector drivers on B-port
- Allows incident wave switching in heavily loaded backplane buses
- Reduced BTL voltage swing produces less noise and reduces power consumption
- Built-in precision band-gap reference provides accurate receiver thresholds and improved noise immunity
- Compatible with IEEE Futurebus+ or proprietary BTL backplanes
- Controlled output ramp and multiple GND pins minimize ground bounce
- Each BTL driver has a dedicated Bus GND for a signal return
- Glitch-free power up/power down operation
- Low  $I_{CC}$  current
- Tight output skew
- Supports live insertion
- Pins for the optional JTAG boundary scan function are provided
- High density packaging in plastic Quad Flat Pack

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	TYPICAL	UNIT
$t_{PLH}$ $t_{PHL}$	Propagation delay AIn to $\overline{Bn}$	4.4 3.1	ns
$t_{PLH}$ $t_{PHL}$	Propagation delay $\overline{Bn}$ to AOn	3.4 3.2	ns
$C_{OB}$	Output capacitance ( $B0 - B7$ only)	4	pF
$I_{OL}$	Output current ( $B0 - B7$ only)	100	mA
$I_{CC}$	Supply current	Standby	4
		AIn to $\overline{Bn}$ (outputs Low or High)	4
		$\overline{Bn}$ to AOn (outputs Low)	22
		$\overline{Bn}$ to AOn (outputs High)	12

## ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$ ; $T_{amb} = 0^\circ C$ to $+70^\circ C$	DRAWING NUMBER
52-pin Plastic Quad Flat Pack (QFP)	FB2040BB	SOT379-1

## ABSOLUTE MAXIMUM RATINGS


Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.

SYMBOL	PARAMETER	RATING	UNIT
$V_{CC}$	Supply voltage	-0.5 to +7.0	V
$V_{IN}$	Input voltage	A10 – A17, OE $B_0$ , OE $B_1$ , OEA	-1.2 to +7.0
		$B0 - B7$	-1.2 to +5.5
$I_{IN}$	Input current	-18 to +5.0	mA
$V_{OUT}$	Voltage applied to output in High output state	-0.5 to $V_{CC}$	V
$I_{OUT}$	Current applied to output in Low output state	A0 – A7	48
		$B0 - B7$	200
$T_{amb}$	Operating free-air temperature range	-40 to ++85	$^\circ C$
$T_{STG}$	Storage temperature	-65 to +150	$^\circ C$

# 8-bit Futurebus+ transceiver

# FB2040A

## PIN CONFIGURATION



SG00076

### DESCRIPTION

The FB2040A is an 8-bit bidirectional BTL transceiver and is intended to provide the electrical interface to a high performance wired-OR bus. The FB2040A is an inverting transceiver.

The B-port drivers are Low-capacitance open collectors with controlled ramp and are designed to sink 100mA. Precision band gap references on the B-port insure very good noise margins by limiting the switching threshold to a narrow region centered at 1.55V.

The B-port interfaces to "Backplane Transceiver Logic" (See the IEEE 1194.1 BTL standard). BTL features low power consumption by reducing voltage swing (1Vp-p, between 1V and 2V) and reduced capacitive loading by placing an internal series diode on the drivers. BTL also provides incident wave switching, a necessity for high performance backplanes.

The A-port operates at TTL levels with separate I/O. The 3-state A-port drivers are enabled when OEA goes High after an extra 6ns delay which is built in to provide a break-before-make function. When OEA goes Low, A-port drivers become High impedance without any extra delay. During power on/off cycles, the A-port drivers are held in a High impedance state when V<sub>CC</sub> is below 2.5V.

The B-port has two output enables, OEB0 and  $\overline{\text{OEB1}}$ . When OEB0 is High and  $\overline{\text{OEB1}}$  is Low the output is enabled. When OEB0 is Low

or if  $\overline{\text{OEB1}}$  is High, the B-port is inactive and is at the level of the backplane signal.

To support live insertion, OEB0 is held Low during power on/off cycles to insure glitch free B port drivers. Proper bias for B port drivers during live insertion is provided by the BIAS V pin when at a 5V level while V<sub>CC</sub> is Low. If live insertion is not a requirement, the BIAS V pin should be tied to a V<sub>CC</sub> pin.

The LOGIC GND and BUS GND pins are isolated in the package to minimize noise coupling between the BTL and TTL sides. These pins should be tied to a common ground external to the package.

Each BTL driver has an associated BUS GND pin that acts as a signal return path and these BUS GND pins are internally isolated from each other. In the event of a ground return fault, a "hard" signal failure occurs instead of a pattern dependent error that may be very infrequent and impossible to trouble-shoot.

The LOGIC V<sub>CC</sub> and BUS V<sub>CC</sub> pins are also isolated internally to minimize noise and may be externally decoupled separately or simply tied together.

JTAG boundary scan pins are provided with signals TMS, TCK, TDI and TDO. TMS and TCK are no-connects (no bond wires) and TDI and TDO are shorted together internally. Boundary scan functionality is not implemented at this time.

## 8-bit Futurebus+ transceiver

FB2040A

## PIN DESCRIPTION

SYMBOL	PIN NUMBER	TYPE	NAME AND FUNCTION
AI0 – AI7	51, 2, 3, 8, 9, 14, 18, 24	Input	Data inputs (TTL)
AO0 – AO7	50, 52, 4, 6, 10, 12, 16, 20	Output	3-state outputs (TTL)
$\overline{B}0$ – $\overline{B}7$	40, 38, 36, 34, 32, 30, 28, 26	I/O	Data inputs/Open Collector outputs. High current drive (BTL)
OEB0	46	Input	Enables the B outputs when High
$\overline{OEB}1$	45	Input	Enables the B outputs when Low
OEA	47	Input	Enables the A outputs when High
BUS GND	41, 39, 37, 35, 33, 31, 29, 27	GND	Bus ground (0V)
LOGIC GND	1, 5, 7, 11, 13, 15	GND	Logic ground (0V)
BUS V <sub>CC</sub>	23, 43	Power	Positive supply voltage
LOGIC V <sub>CC</sub>	49	Power	Positive supply voltage
BG V <sub>CC</sub>	17	Power	Band Gap threshold voltage reference
BG GND	19	GND	Band Gap threshold voltage reference ground
BIAS V	48	Power	Live insertion pre-bias pin
TMS	42	Input	Test Mode Select (optional, if not implemented then no-connect)
TCK	44	Input	Test Clock (optional, if not implemented then no-connect)
TDI	22	Input	Test Data In (optional, if not implemented then shorted to TDO)
TDO	21	Output	Test Data Out (optional, if not implemented then shorted to TDI)
NC	25	NC	No Connect

## FUNCTION TABLE

MODE	INPUTS					OUTPUTS	
	AIn	$\overline{B}n^*$	OEB0	$\overline{OEB}1$	OEA	AOn	$\overline{B}n^*$
AIn to $\overline{B}n$	L	—	H	L	L	Z	H**
	H	—	H	L	L	Z	L
	L	—	H	L	H	L	H**
	H	—	H	L	H	H	L
Disable $\overline{B}n$ outputs	X	X	L	X	X	X	H**
	X	X	X	H	X	X	H**
$\overline{B}n$ to AOn	X	L	L	X	H	H	Input
	X	H	X	H	H	L	Input
	X	L	X	H	H	H	Input
	X	H	L	X	H	L	Input
Disable AOn outputs	—	X	X	X	L	Z	X

H\*\* = Goes to level of pull-up voltage

B\* = Precaution should be taken to ensure B inputs do not float. If they do, they are equal to Low state.

8-bit Futurebus+ transceiver

FB2040A


**RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER		LIMITS			UNIT
			MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage		4.5	5.0	5.5	V
V <sub>IH</sub>	High-level input voltage	Except $\overline{B0-B7}$	2.0			V
		$\overline{B0-B7}$	1.62	1.55		
V <sub>IL</sub>	Low-level input voltage	Except $\overline{B0-B7}$			0.8	V
		$\overline{B0-B7}$			1.47	
I <sub>IK</sub>	Input clamp current				-18	mA
I <sub>OH</sub>	High-level output current	A00 – A07			-3	mA
I <sub>OL</sub>	Low-level output current	A00 – A07			24	mA
		$\overline{B0-B7}$			100	
C <sub>OB</sub>	Output capacitance on B port				5	pF
T <sub>amb</sub>	Operating free-air temperature range		0		+70	°C

# 8-bit Futurebus+ transceiver

# FB2040A

## LOGIC DIAGRAM FOR FB2040



SG00077

## 8-bit Futurebus+ transceiver

FB2040A

**DC ELECTRICAL CHARACTERISTICS**

Over recommended operating free-air temperature range unless otherwise noted.

SYMBOL	PARAMETER		TEST CONDITIONS <sup>1</sup>	LIMITS			UNIT
				MIN	TYP <sup>2</sup>	MAX	
I <sub>OH</sub>	High level output current	$\overline{B0} - \overline{B7}$	V <sub>CC</sub> = MAX, V <sub>IL</sub> = MAX, V <sub>IH</sub> = MIN, V <sub>OH</sub> = 2.1V			100	μA
I <sub>OFF</sub>	Power-off output current	$\overline{B0} - \overline{B7}$	V <sub>CC</sub> = 0.0V, V <sub>IL</sub> = MAX, V <sub>IH</sub> = MIN, V <sub>OH</sub> = 2.1V			100	μA
V <sub>OH</sub>	High-level output voltage	A00 – A07 <sup>3</sup>	V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX, V <sub>IH</sub> = MIN, I <sub>OH</sub> = -3mA	2.5	2.85		V
V <sub>OL</sub>	Low-level output voltage	A00 – A07 <sup>3</sup>	V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX, V <sub>IH</sub> = MIN, I <sub>OL</sub> = 24mA		0.33	0.5	V
		$\overline{B0} - \overline{B7}$	V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX, V <sub>IH</sub> = MIN, I <sub>OL</sub> = 80mA	.75	1.0	1.10	
			V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX, V <sub>IH</sub> = MIN, I <sub>OL</sub> = 100mA			1.15	
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> = MIN, I <sub>I</sub> = I <sub>IK</sub>			-1.2	V
I <sub>I</sub>	Input current at maximum input voltage	OEBO, $\overline{OEB1}$ , OEA, AI0–AI7	V <sub>CC</sub> = MAX, V <sub>I</sub> = GND or 5.5V			±50	μA
I <sub>IH</sub>	High-level input current	OEBO, $\overline{OEB1}$ , OEA, AI0–AI7	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7V			20	μA
		$\overline{B0} - \overline{B7}$	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.1V			100	
I <sub>IL</sub>	Low-level input current	OEBO, $\overline{OEB1}$ , OEA, AI0–AI7	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.5V			-20	μA
		$\overline{B0} - \overline{B7}$	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.75V			-100	
I <sub>OZH</sub>	Off-state output current	A00 – A07	V <sub>CC</sub> = MAX, V <sub>O</sub> = 2.7V			50	μA
I <sub>OZL</sub>	Off-state output current	A00 – A07	V <sub>CC</sub> = MAX, V <sub>O</sub> = 0.5V			-50	μA
I <sub>OS</sub>	Short-circuit output current <sup>4</sup>	A00 – A07 only	V <sub>CC</sub> = MAX, V <sub>O</sub> = 0.0V	-30		-150	mA
I <sub>CC</sub>	Supply current (total)	I <sub>CCZ</sub> (standby)	V <sub>CC</sub> = MAX		19	30	mA
		I <sub>CCB</sub> , AIn to Bn	V <sub>CC</sub> = MAX, outputs Low or High		40	60	
		I <sub>CCA</sub> , Bn to AOn	V <sub>CC</sub> = MAX, outputs Low		22	35	
		I <sub>CCA</sub> , Bn to AOn	V <sub>CC</sub> = MAX, outputs High		19	35	

**NOTES:**

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operation conditions for the applicable type.
- All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.
- Due to test equipment limitations, actual test conditions are V<sub>IH</sub> = 1.8V and V<sub>IL</sub> = 1.3V for the B side.
- Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> should be performed last.

## 8-bit Futurebus+ transceiver

FB2040A

## AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	A PORT LIMITS					UNIT
			$T_{amb} = +25^{\circ}\text{C}, V_{CC} = 5\text{V}, C_L = 50\text{pF}, R_L = 500\Omega$			$T_{amb} = 0 \text{ to } 70^{\circ}\text{C}, V_{CC} = 5\text{V}\pm 10\%, C_L = 50\text{pF}, R_L = 500\Omega$		
			MIN	TYP	MAX	MIN	MAX	
$t_{PLH}$ $t_{PHL}$	Propagation delay, $\overline{Bn}$ to AOn	Waveform 1, 2	1.8 1.6	3.4 3.2	5.0 4.9	1.6 1.6	5.6 5.3	ns
$t_{PZH}$ $t_{PZL}$	Output enable time, OEA to AOn	Waveform 4, 5	1.0 1.0		5.0 5.0	1.5 1.5	5.5 5.5	ns
$t_{PHZ}$ $t_{PLZ}$	Output disable time, OEA to AOn	Waveform 4, 5	1.5 1.5	3.3 3.3	4.8 5.4	1.2 1.3	5.0 5.9	ns
$t_{TLH}$ $t_{THL}$	Transition time, AOn Port (10% to 90% or 90% to 10%)	Test Circuit and Waveforms	1.5 1.5	2.2 2.4	3.5 3.5	1.0 1.0	4.5 4.5	ns
$t_{SK(o)}$	Output skew between receivers in same package <sup>1</sup>	Waveform 3		0.4	1.0		1.0	ns
SYMBOL	PARAMETER	TEST CONDITION	B PORT LIMITS					UNIT
			$T_{amb} = +25^{\circ}\text{C}, V_{CC} = 5\text{V}, C_D = 30\text{pF}, R_U = 9\Omega$			$T_{amb} = 0 \text{ to } 70^{\circ}\text{C}, V_{CC} = 5\text{V}\pm 10\%, C_D = 30\text{pF}, R_U = 9\Omega$		
			MIN	TYP	MAX	MIN	MAX	
$t_{PLH}$ $t_{PHL}$	Propagation delay, AIn to $\overline{Bn}$	Waveform 1, 2	2.9 1.6	4.4 3.3	5.0 4.8	2.3 1.5	5.5 5.1	ns
$t_{PLH}$ $t_{PHL}$	Enable/disable time, OEB0 to $\overline{Bn}$	Waveform 2	2.9 1.9	4.7 3.5	5.9 5.1	2.6 1.8	7.8 5.7	ns
$t_{PLH}$ $t_{PHL}$	Enable/disable time, OEB1 to $\overline{Bn}$	Waveform 1	3.0 1.7	5.3 3.2	6.3 4.8	2.7 1.5	8.0 5.7	ns
$t_{TLH}$ $t_{THL}$	Transition time, $\overline{Bn}$ Port (1.3V to 1.8V)	Test Circuit and Waveforms	1.0 0.5	1.4 1.1	3.0 3.0	1.0 0.5	3.0 3.0	ns
$t_{SK(o)}$	Output skew between drivers in same package <sup>1</sup>	Waveform 3		0.3	1.0		1.0	ns
SYMBOL	PARAMETER	TEST CONDITION	$R_U = 16.5\Omega$			$R_U = 16.5\Omega$		UNIT
$t_{PLH}$ $t_{PHL}$	Propagation delay, AIn to $\overline{Bn}$	Waveform 1, 2	3.0 1.7	4.5 3.3	6.4 4.8	2.3 1.6	6.9 5.1	ns
$t_{PLH}$ $t_{PHL}$	Enable/disable time, OEB0 to $\overline{Bn}$	Waveform 2	3.0 2.0	4.8 3.5	6.0 5.2	2.7 1.9	7.9 5.7	ns
$t_{PLH}$ $t_{PHL}$	Enable/disable time, OEB1 to $\overline{Bn}$	Waveform 1	3.1 1.8	5.4 3.3	6.4 4.9	2.8 1.6	8.1 5.7	ns
$t_{TLH}$ $t_{THL}$	Transition time, $\overline{Bn}$ Port (1.3V to 1.8V)	Test Circuit and Waveforms	1.0 0.5	1.5 1.1	3.0 3.0	1.0 0.5	3.0 3.0	ns
$t_{SK(o)}$	Output skew between drivers in same package <sup>1</sup>	Waveform 3		0.3	1.0		1.0	ns


## NOTES:

- $|t_{pN\text{actual}} - t_{pM\text{actual}}|$  for any data input to output path compared to any other data input to output path where N and M are either LH or HL. Skew times are valid only under same test conditions (temperature,  $V_{CC}$ , loading, etc.).


# 8-bit Futurebus+ transceiver

# FB2040A


## AC WAVEFORMS




**Waveform 1. Propagation Delay for Data or Output Enable to Output**




**Waveform 2. Propagation Delay for Data or Output Enable to Output**



**Waveform 3. Output Skews**



**Waveform 4. 3-State Output Enable Time to High Level and Output Disable Time from High Level**



**Waveform 5. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level**

NOTE:  $V_M = 1.55V$  for  $\overline{Bn}$ ,  $V_M = 1.5V$  for all others.


SG00078




# 8-bit Futurebus+ transceiver

# FB2040A

## TEST CIRCUIT AND WAVEFORMS



Test Circuit for 3-State Outputs on A Port




$V_M = 1.55V$  for  $\overline{Bn}$ ,  $V_M = 1.5V$  for all others.

### Input Pulse Definitions

### SWITCH POSITION

TEST	SWITCH
$t_{PLZ}$ , $t_{PZL}$	closed
All other	open

Family FB+	INPUT PULSE REQUIREMENTS					
	Amplitude	Low V	Rep. Rate	$t_W$	$t_{TLH}$	$t_{THL}$
A Port	3.0V	0.0V	1MHz	500ns	2.5ns	2.5ns
B Port	2.0V	1.0V	1MHz	500ns	2.5ns	2.5ns



Test Circuit for Outputs on B Port

### DEFINITIONS:

- $R_L$  = Load Resistor; see AC CHARACTERISTICS for value.
- $C_L$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.
- $C_D$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- $R_U$  = Pull up resistor; see AC CHARACTERISTICS for value.

SG00059