INTEGRATED CIRCUITS

DATA SHEET

74F647

Octal transceiver/register, non-inverting (open-collector)

74F649

Octal transceiver/register, inverting (open-collector)

Product specification

1992 Feb 28

IC15 Data Handbook





Octal transceivers/registers (open-collector)

74F647/74F649

74F647 Octal Transceiver/Register, Non-inverting (Open Collector) 74F649 Octal Transceiver/Register, Inverting (Open Collector)

FEATURES

- High impedance NPN base inputs for reduced loading (20μA in High and Low states)
- Independent registers for A and B buses
- Multiplexed real-time and stored data
- Choice of non-inverting and inverting data paths
- Open Collector outputs
- 300 mil wide 24-pin Slim Dip package

DESCRIPTION

The 74F647 and 74F649 Transceivers/Registers consist of bus transceiver circuits with open-collector outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to a High logic level. Output Enable ($\overline{\text{OE}}$) and DIR pins are provided to control the transceiver function. In the transceiver mode, data present at the high impedance port may be stored in either the A or B register or both.

The select (SAB, SBA) controls can multiplex stored and real-time (transparent mode) data. The DIR determines which bus will receive

data when the Output Enable, \overline{OE} is active Low. In the isolation mode (Output Enable, \overline{OE} = High), data from Bus A may be stored in the B register and/or data from Bus B may be stored in the A register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time. The following examples demonstrate the four fundamental bus-management functions that can be performed with the 74F647 and 74F649.

TYPE	TYPICAL f _{max}	TYPICAL SUPPLY CURRENT (TOTAL)
74F647	65MHz	125mA
74F649	65MHz	125mA

ORDERING INFORMATION

DESCRIPTION	COMMERCIAL RANGE V_{CC} = 5V $\pm 10\%$, T_{amb} = 0°C to +70°C	PKG DWG #
24-pin plastic Slim DIP (300mil)	N74F647N, N74F649N	SOT222-1
24-pin plastic SOL	N74F647D, N74F649D	SOT137-1

PIN CONFIGURATION – 74F647


1		1		
CPAB 1		24 V _{CC}		
SAB 2		23 CPBA		
DIR 3		22 SBA		
A0 4		21 OE		
A1 5		20 B0		
A2 6		19 B1		
A3 7		18 _{B2}		
A4 8		17 B3		
A5 9		16 B4		
A6 10		15 B5		
A7 11		14 B6		
GND 12		13 B7		
SF01196				
		01100		

PIN CONFIGURATION - 74F649


Octal transceivers/registers (open-collector)

74F647/74F649


LOGIC SYMBOL - 74F647




LOGIC SYMBOL - 74F649




LOGIC SYMBOL - 74F647



LOGIC SYMBOL - 74F648





Octal transceivers/registers (open-collector)

74F647/74F649

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A0 - A7	A inputs	1.0/0.033	20μΑ/20μΑ
B0 - B7	B inputs	1.0/0.033	20μΑ/20μΑ
CPAB	A-to-B clock input	1.0/0.033	20μΑ/20μΑ
СРВА	B-to-A clock input	1.0/0.033	20μΑ/20μΑ
SAB	A-to-B select input	1.0/0.033	20μΑ/20μΑ
SBA	B-to-A select input	1.0/0.033	20μΑ/20μΑ
DIR	Data flow Directional control enable input	1.0/0.066	20μΑ/20μΑ
ŌĒ	Output Enable input	1.0/0.066	20μΑ/20μΑ
A0 - A7	A outputs	OC/106.7	OC/64mA
B0 - B7	B outputs	OC/106.7	OC/64mA

NOTE: One (1.0) FAST Unit Load is defined as: 20μA in the High state and 0.6mA in the Low state. OC = Open Collector

FUNCTION TABLE

	INPUTS			DATA I/O		OPERATING MODE			
ŌĒ	DIR	CPAB	СРВА	SAB	SBA	A0-A7	B0-B7		
Х	Х	1	Х	Х	Х	Input	Unspecified*	Store A, B unspecified*	Store A, B unspecified*
Х	Х	Х	1	Х	Х	Unspecified*	Input	Store B, A unspecified*	Store B, A unspecified*
H H	X X	↑ H or L	↑ H or L	X	X X	Input	Input	Store A and B data Isolation, hold storage	Store A and B data Isolation, hold storage
L L	L L	X X	X H or L	X X	L H	Output	Input	Real time B data to A bus Stored B data to A bus	Real time B data to A bus Stored B data to A bus
L L	H H	H or L X	X X	L H	X X	Input	Output	Real time A data to B bus Stored A data to B bus	Real time A data to B bus Stored A data to B bus

H = High voltage level


L = Low voltage level

X = Don't care


↑ = Low-to-High clock transition

* = The data output function may be enabled or disabled by various signals at the $\overline{\text{OE}}$ and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every Low-to-High transition of the clock.

LOGIC DIAGRAM - 74F647



LOGIC DIAGRAM - 74F649



Octal transceivers/registers (open-collector)

74F647/74F649

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	−0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	−30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to +V _{CC}	V
l _{OUT}	Current applied to output in Low output state	128	mA
T _{amb}	Operating free-air temperature range	0 to +70	°C
T _{stg}	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER		UNIT		
STWIBUL	PARAMETER	MIN	NOM	MAX	UNII
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{IH}	High-level input voltage	2.0			V
V _{IL}	Low-level input voltage			0.8	V
I _{IK}	Input clamp current			-18	mA
V _{OH}	High-level output voltage			4.5	V
I _{OL}	Low-level output current			64	mA
T _{amb}	Operating free-air temperature range	0		70	°C

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

CVMDOL	DADAMETE	D.	TEC	TEST CONDITIONS ¹			LIMITS		UNIT
SYMBOL	PARAMETE	ĸ	IES	CONDITIONS)'	MIN	TYP ²	MAX	
I _{OH}	High-level output current		V _{CC} : V _{IH} =	= MIN, V _{IL} = MA : MIN, V _{OH} = MA	X, X			250	μΑ
V	Low lovel output voltage		$V_{CC} = MIN,$	$I_{OL} = 48mA$	±10%V _{CC}		0.38	0.55	V
V _{OL}	Low-level output voltage		$V_{IL} = MAX$ $V_{IH} = MIN$,	I _{OL} = 64mA	±5%V _{CC}		0.42	0.55	V
VI	Input clamp voltage		$V_{CC} = MIN, I_I = I_{IK}$				-0.73	-1.2	V
1.	Input current at	Others	$V_{CC} = 0.0, V_{I} = 7.0V$					100	μΑ
11	maximum input voltage	An, Bn	$V_{CC} = 5.5V, V_I = 5.5V$					1	mA
I _{IH}	High-level input current		$V_{CC} = MAX, V_I = 2.7V$				20	μА	
I _{IL}	Low-level input current		$V_{CC} = MAX, V_I = 0.5V$				-20	μΑ	
laa	I _{CC} Supply current (total) I _{CCH}		V _{CC} = MAX				105	145	mA
ICC			v _{CC} = MAX			145	200	mA	

NOTES:

1992 Feb 28 5

^{1.} For conditions shown as MIN or Max, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_{amb} = 25^{\circ}C$.

Octal transceivers/registers (open-collector)

74F647/74F649

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	l v	_{amb} = +25° _{CC} = +5.0° i0pF, R _L =	V	$T_{amb} = 0^{\circ}($ $V_{CC} = +5.$ $C_{L} = 50pF,$	UNIT	
			MIN	TYP	MAX	MIN	MAX	
f _{MAX}	Maximum clock frequency	Waveform 1	50	65		40		MHz
t _{PLH}	Propagation delay	Waveform 1	7.0	12.0	15.0	7.0	16.5	ns
t _{PHL}	CPAB to Bn or CPBA or An		5.5	8.5	11.0	5.5	12.0	ns
t _{PLH}	Propagation delay	Waveform 2	7.5	10.5	13.5	7.5	16.0	ns
t _{PHL}	An to Bn or Bn to An	Waveform 3	4.0	7.0	9.5	4.0	10.5	ns
t _{PLH}	Propagation delay	Waveform 2	7.5	11.5	14.5	7.5	17.0	ns
t _{PHL}	SBA to An or SAB to Bn	Waveform 3	4.0	7.0	9.5	4.0	10.5	ns
t _{PLH}	Propagation delay	Waveform 2	9.0	13.0	16.0	9.0	18.5	ns
t _{PHL}	OE to An or Bn	Waveform 3	6.5	10.0	12.5	6.5	13.5	ns
t _{PLH}	Propagation delay	Waveform 2	9.0	13.0	16.0	9.0	18.5	ns
t _{PHL}	DIR to An or Bn	Waveform 3	7.0	15.0	18.0	7.0	20.0	ns


AC SETUP REQUIREMENTS

		TEST CONDITION						
SYMBOL	PARAMETER		$T_{amb} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50pF, R_{L} = 500\Omega$		$T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V \pm 10\%$ $C_{L} = 50\text{pF}, R_{L} = 500\Omega$		UNIT	
			MIN	TYP	MAX	MIN	MAX	
t _S (H) t _S (L)	Setup time, High or Low An to CPBA or Bn to CPAB	Waveform 4	4.0 4.0			5.0 5.0		ns ns
t _S (H) t _S (L)	Hold time, High or Low An to CPBA or Bn to CPAB	Waveform 4	0 0			0		ns ns
t _w (H) t _w (L)	Pulse width, High or Low CPAB or CPBA	Waveform 1	4.5 6.0			4.5 6.5		ns ns


AC WAVEFORMS

For all waveforms, $V_M = 1.5V$

The shaded areas indicate when the input is permitted to change for predictable output performance.



Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency



Waveform 2. Propagation Delay, An to Bn or Bn to An and SBA to An or SAB to Bn

1992 Feb 28 6


Octal transceivers/registers (open-collector)

74F647/74F649


AC WAVEFORMS (Continued)

For all waveforms, $V_M = 1.5V$

The shaded areas indicate when the input is permitted to change for predictable output performance.




Waveform 3. Propagation Delay, An to Bn or Bn to An and SBA to An or SAB to Bn



Waveform 4. Data Setup and Hold Times

TYPICAL PROPAGATION DELAYS VERSUS LOAD FOR OPEN COLLECTOR OUTPUTS




NOTE:

When using open-collector part, the value of the pull-up resistor greatly affects the value of the t_{PLH} . For example, changing the pull-up resistor value from 500Ω to 100Ω will improve the t_{PLH} up to 50% with only slight increase in the t_{PHL} . However, if the pull-up resistor is changed, the user must take certain that the total I_{OL} current through the resistor and the total I_{IL} 's of the receivers do not exceed the I_{OL} maximum specification.

Octal transceivers/registers (open-collector)

74F647/74F649

TEST CIRCUIT AND WAVEFORMS



TEST	SWITCH
Open Collector	closed
All other	open

DEFINITIONS:

 R_L = Load resistor;

see AC electrical characteristics for value.
Load capacitance includes jig and probe capacitance; see AC electrical characteristics for value.

 $R_T =$ Termination resistance should be equal to $Z_{\mbox{\scriptsize OUT}}$ of pulse generators.

family	INPUT PULSE REQUIREMENTS								
family	amplitude	amplitude V _M rep. rate		t _w	t _{TLH}	t _{THL}			
74F	3.0V	1.5V	1MHz	500ns	2.5ns	2.5ns			


SF00195


Transceivers/registers

74F647, 74F649

DIP24: plastic dual in-line package; 24 leads (300 mil)

SOT222-1





DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	Мн	w	Z ⁽¹⁾ max.
mm	4.70	0.38	3.94	1.63 1.14	0.56 0.43	0.36 0.25	31.9 31.5	6.73 6.48	2.54	7.62	3.51 3.05	8.13 7.62	10.03 7.62	0.25	2.05
inches	0.185	0.015	0.155	0.064 0.045	0.022 0.017	0.014 0.010	1.256 1.240	0.265 0.255	0.100	0.300	0.138 0.120	0.32 0.30	0.395 0.300	0.01	0.081

Note

1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.


OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT222-1		MS-001AF			95-03-11

Transceivers/registers

74F647, 74F649

SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	А3	bр	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	15.6 15.2	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.61 0.60	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTL	INE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERS	ION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT1	37-1	075E05	MS-013AD			-95-01-24 97-05-22

1992 Feb 28 10

Transceivers/registers

74F647, 74F649

NOTES

Transceivers/registers

74F647, 74F649

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 10-98

Document order number: 9397-750-05152

Let's make things better.

Philips Semiconductors



