## INTEGRATED CIRCUITS

## DATA SHEET

# 74LV6888-bit magnitude comparator

Product specification Supersedes data of 1997 May 15 IC24 Data Handbook 1998 Jun 23





## 8-bit magnitude comparator

74LV688

#### **FEATURES**

- Wide operating voltage: 1.0 to 5.5V
- Optimized for low voltage applications: 1.0V to 3.6V
- Accepts TTL input levels between V<sub>CC</sub> = 2.7V and V<sub>CC</sub> = 3.6V
- Typical V<sub>OLP</sub> (output ground bounce) < 0.8V at V<sub>CC</sub> = 3.3V,  $T_{amb} = 25^{\circ}C$
- Typical V<sub>OHV</sub> (output V<sub>OH</sub> undershoot) > 2V at V<sub>CC</sub> = 3.3V,  $T_{amb} = 25^{\circ}C$
- Compare two 8-bit words
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### DESCRIPTION

The 74LV688 is a high-speed Si-gate CMOS device, pin compatible with the 74HC/HCT688

The 74LV688 is an 8-bit magnitude comparator. It performs comparisons of two 8-bit binary or BCD words. The output provides  $\overline{P} = \overline{Q}$  (equal-to).

#### QUICK REFERENCE DATA


SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay $P_n$ , $Q_n$ to $\overline{P=Q}$	$C_L = 15pF$ $V_{CC} = 3.3V$	17	ns
C <sub>I</sub>	Input capacitance		3.5	pF
C <sub>PD</sub>	Power dissipation capacitance per gate	$V_I = GND \text{ to } V_{CC}^1$	22	pF

#### NOTE:

#### ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
20-Pin Plastic DIL	–40°C to +125°C	74LV688 N	74LV688 N	SOT146-1
20-Pin Plastic SO	-40°C to +125°C	74LV688 D	74LV688 D	SOT163-1
20-Pin Plastic SSOP Type II	-40°C to +125°C	74LV688 DB	74LV688 DB	SOT339-1
20-Pin Plastic TSSOP Type I	-40°C to +125°C	74LV688 PW	74LV688PW DH	SOT360-1

#### **PIN CONFIGURATION**



#### **PIN DESCRIPTION**


PIN NO.	SYMBOL	FUNCTION
1	Ē	Enable input (active LOW)
2, 4, 6, 8, 11, 13, 15, 17	P0 to P7	Word inputs
3, 5, 7, 9, 12, 14, 16, 18	Q0 to Q7	Word inputs
10	GND	Ground (0V)
19	P=Q	Equal to output
20	V <sub>CC</sub>	Positive Supply Voltage

<sup>1.</sup>  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W):  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma$  ( $C_L \times V_{CC}^2 \times f_o$ ) where:  $f_i$  = input frequency in MHz;  $C_L$  = output load capacity in pF;  $f_o$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;  $\Sigma$  ( $C_L \times V_{CC}^2 \times f_o$ ) = sum of outputs.


## 8-bit magnitude comparator

74LV688


#### **LOGIC SYMBOL**



#### LOGIC SYMBOL (IEEE/IEC)



#### **LOGIC DIAGRAM**



#### **FUNCTION TABLE**

INP	OUTPUT	
DATA Pn, Qn	ENABLE E	P = Q
P = Q	L	L
Х	Н	Н
P > Q	L	Н
P < Q	L	Н

#### NOTES:

H = HIGH voltage level L = LOW voltage level X = Don't care

1998 Jun 23 3

## 8-bit magnitude comparator

74LV688

#### ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>

In accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to GND (ground = 0V).

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5	+7.0	V
I <sub>IK</sub>	DC input diode current	$V_{I} < -0.5 \text{ V or } V_{1} > V_{CC} + 0.5 \text{V}$	-	± 20	mA
I <sub>OK</sub>	DC output diode current	$V_{O} < -0.5 \text{ V or } V_{0} > V_{CC} + 0.5 \text{V}$	-	± 50	mA
I <sub>O</sub>	DC output source or sink current  – standard outputs	-0.5V < V <sub>O</sub> < V <sub>CC</sub> +0.5V		± 25	mA
± I <sub>GND,</sub> ± I <sub>CC</sub>	DC V <sub>CC</sub> or GND current for types with – standard outputs			± 50	mA
T <sub>stg</sub>	Storage temperature range		-65	+150	°C
P <sub>tot</sub>	power dissipation per package  – plastic DIL  – plastic mini-pack (SO)  – plastic medium-shrink SO (SSOP and TSSOP)	for temperature range: -40 to +125°C above +70°C derate linearly with 12 mW/K above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K		750 500 400	mW

#### NOTES:

- 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.
- The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
- 3. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

#### RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>CC</sub>	DC supply voltage	see note 1	1.0	3.3	5.5	V
VI	DC Input voltage		0	-	V <sub>CC</sub>	V
Vo	DC output voltage		0	_	V <sub>CC</sub>	V
T <sub>amb</sub>	Operating ambient temperature range in free–air	See DC and AC characteristics	-40 -40	_ _	+85 +125	°C
$t_r, t_f$ $(\Delta t/\Delta V)$	Input rise and fall times	V <sub>CC</sub> = 1.0V to 2.0V V <sub>CC</sub> = 2.0V to 2.7V V <sub>CC</sub> = 2.7V to 3.6V V <sub>CC</sub> = 3.6V to 5.5V	-		500 200 100 50	ns/V

#### NOTE:

1. The LV is guaranteed to function down to  $V_{CC}$  = 1.0V (input levels GND or  $V_{CC}$ ); DC characteristics are guaranteed from  $V_{CC}$  = 1.2V to  $V_{CC}$  = 5.5V.

## 8-bit magnitude comparator

74LV688

#### DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions. Voltages are referenced to GND (ground = 0V).

					LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	-40	°C to +8	5°C	-40°C to	+125°C	UNIT
			MIN	TYP <sup>1</sup>	MAX	MIN	MAX	1
		V <sub>CC</sub> = 1.2V	0.9			0.9		
V <sub>IH</sub>	HIGH level Input	V <sub>CC</sub> = 2.0V	1.4			1.4		V
V IH	voltage	V <sub>CC</sub> = 2.7 to 3.6V	2.0			2.0		1 '
		V <sub>CC</sub> = 4.5 to 5.5V	0.7 * V <sub>CC</sub>			0.7 * V <sub>CC</sub>		]
		V <sub>CC</sub> = 1.2V			0.3		0.3	
VIL	LOW level Input	$V_{CC} = 2.0V$			0.6		0.6	V
VIL	voltage	V <sub>CC</sub> = 2.7 to 3.6V			0.8		0.8	1 °
		V <sub>CC</sub> = 4.5 to 5.5			0.3 * V <sub>CC</sub>		0.3 * V <sub>CC</sub>	
		$V_{CC} = 1.2V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $-I_O = 100\mu A$		1.2				
	LUGILLE EL ESTE	$V_{CC} = 2.0V; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 100 \mu A$	1.8	2.0		1.8		1
	HIGH level output voltage; all outputs	$V_{CC} = 2.7V; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 100 \mu A$	2.5	2.7		2.5		1
.,	l voltago, all outputo	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 100 \mu A$	2.8	3.0		2.8		] ,,
V <sub>OH</sub>		$V_{CC} = 4.5V; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 100 \mu A$	4.3	4.5		4.3		٧
	HIGH level output voltage;	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 6\text{mA}$	2.40	2.82		2.20		
	STANDARD outputs	$V_{CC} = 4.5V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $-I_O = 12mA$	3.60	4.20		3.50		
		$V_{CC} = 1.2V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 100\mu A$		0				
	LOW level output	$V_{CC} = 2.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu A$		0	0.2		0.2	
	voltage; all outputs	$V_{CC} = 2.7V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 100\mu A$		0	0.2		0.2	
\/ - ·		$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu A$		0	0.2		0.2	V
V <sub>OL</sub>		$V_{CC} = 4.5V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu A$		0	0.2		0.2	
	LOW level output voltage;	$V_{CC} = 3.0V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 6mA$		0.25	0.40		0.50	
	STANDARD outputs	$V_{CC} = 4.5V$ ; $V_{I} = V_{IH}$ or $V_{IL}$ ; $I_{O} = 12mA$		0.35	0.55		0.65	
II	Input leakage current	$V_{CC} = 5.5V$ ; $V_I = V_{CC}$ or GND			1.0		1.0	μΑ
I <sub>CC</sub>	Quiescent supply current; MSI	$V_{CC} = 5.5V; V_I = V_{CC} \text{ or GND}; I_O = 0$			20.0		160	μА
Δl <sub>CC</sub>	Additional quiescent supply current	$V_{CC} = 2.7V \text{ to } 3.6V; V_I = V_{CC} - 0.6V$			500		850	μА

#### NOTE:

<sup>1.</sup> All typical values are measured at  $T_{amb} = 25$ °C.

Product specification Philips Semiconductors

## 8-bit magnitude comparator

74LV688

#### **AC CHARACTERISTICS**

GND = 0V;  $t_r = t_f = 2.5$ ns;  $C_L = 50$ pF;  $R_L = 1$ K $\Omega$ 


			CONDITION			LIMITS																					
SYMBOL	PARAMETER	WAVEFORM	CONDITION	-	-40 to +85 °	C.	-40 to	+125 °C	UNIT																		
			V <sub>CC</sub> (V)	MIN	TYP <sup>1</sup>	MAX	MIN	MAX																			
			1.2		100	_		_																			
			2.0		28	45		57																			
t <sub>PHL</sub> /t <sub>PLH</sub>	PHL/ $t_{PLH}$ Propagation delay $P_n$ , $Q_n$ to $\overline{P}=\overline{Q}$	2	2.7		20	32		40	ns																		
			3.0 to 3.6		16 <sup>2</sup>	6 <sup>2</sup> 26	33																				
			4.5 to 5.5		11 <sup>2</sup>	18		22																			
			1.2		50	-		_																			
			[					. [	. [							i [	. [	[	[		2.0		17	29		38	
t <sub>PHL</sub> /t <sub>PLH</sub> Propagation delay E to P=Q	1	2.7		13	21		27	ns																			
	2.01-0		3.0 to 3.6		10 <sup>2</sup>	17		22																			
			4.5 to 5.5		7 <sup>2</sup>	12		15																			

#### NOTES:


- 1. Unless otherwise stated, all typical values are at  $T_{amb} = 25^{\circ}C$ . 2. Typical value measured at  $V_{CC} = 3.3V$ . 3. Typical value measured at  $V_{CC} = 5.0V$ .

#### **AC WAVEFORMS**

 $V_M$  = 1.5V at  $V_{CC} \ge$  2.7V;  $V_M$  = 0.5  $V_{CC}$  at  $V_{CC} <$  2.7V. V<sub>OL</sub> and V<sub>OH</sub> are the typical output voltage drop that occur with the output load.




Propagation delays from the enable input (E) to Waveform 1. the equal-to output (P = Q).



Propagation delays from the inputs  $(P_n, Q_n)$  to Waveform 2. the equal-to output  $(\overline{P} = \overline{Q})$ .

#### **TEST CIRCUIT**



Waveform 3. Load circuitry for switching times


1998 Jun 23 6

## 8-bit magnitude comparator

74LV688

#### **APPLICATION INFORMATION**

Two or more "688" 8-bit magnitude comparators may be cascaded to compare binary or BCD numbers of more than 8 bits.




Waveform 4. Binary or BCD comparator

74LV688

## DIP20: plastic dual in-line package; 20 leads (300 mil)

SOT146-1



#### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	Мн	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	0.36 0.23	26.92 26.54	6.40 6.22	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.0
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.014 0.009	1.060 1.045	0.25 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.078

#### Note


1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	RENCES		EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT146-1			SC603			<del>92-11-17</del> 95-05-24

74LV688

#### SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



#### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	Α1	A <sub>2</sub>	A <sub>3</sub>	bp	O	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	ø	٧	w	у	z <sup>(1)</sup>	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.050	0.42 0.39	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

#### Note


1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC EIAJ		PROJECTION	1330E DATE	
SOT163-1	075E04	MS-013AC			<del>92-11-17</del> 95-01-24	

74LV688

#### SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm

SOT339-1



#### DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A <sub>2</sub>	A <sub>3</sub>	bр	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Ø	v	w	у	Z <sup>(1)</sup>	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	7.4 7.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.9 0.5	8° 0°

#### Note


1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT339-1		MO-150AE				<del>93-09-08</del> 95-02-04

74LV688

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1



#### DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A <sub>2</sub>	A <sub>3</sub>	bр	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

scale

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	1550E DATE
SOT360-1		MO-153AC				<del>-93-06-16-</del> 95-02-04

## 8-bit magnitude comparator

74LV688

DEFINITIONS							
Data Sheet Identification	Product Status	Definition					
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.					
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.					
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.					

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 05-96

Document order number: 9397-750-04456

Let's make things better.

Philips Semiconductors



